SCAS566H - MARCH 1996 - REVISED AUGUST 2002

 Member of the Texas Instruments Widebus™ Family 	DGG OR DL PACKAGE (TOP VIEW)
 Operates From 1.65 V to 3.6 V 	40= (U) 00=
 Inputs Accept Voltages to 5.5 V 	1 0E
• Max t _{pd} of 4.2 ns at 3.3 V	1Y2 3 46 1A2
Typical V _{OLP} (Output Ground Bounce)	GND 4 45 GND
<0.8 V at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$	1Y3 🛮 5 44 🗓 1A3
Typical V _{OHV} (Output V _{OH} Undershoot)	1Y4 🛛 6 43 🕽 1A4
>2 V at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$	V _{CC}
I _{off} Supports Partial-Power-Down Mode	2Y1 🛮 8 41 🗓 2A1
Operation	2Y2 9 40 2A2
Bus Hold on Data Inputs Eliminates the	GND 110 39 GND
Need for External Pullup/Pulldown	2Y3
Resistors	3Y1 [13 36] 3A1
Supports Mixed-Mode Signal Operation on	3Y2 14 35 3A2
All Ports (5-V Input/Output Voltage With	GND 15 34 GND
3.3-V V _{CC})	3Y3 🛮 16 33 🗓 3A3
 Latch-Up Performance Exceeds 250 mA Per 	3Y4 🛛 17 32 🕽 3A4
JESD 17	V _{CC} 🛚 18 31 🗗 V _{CC}
 ESD Protection Exceeds JESD 22 	4Y1 🛭 19 30 🖟 4A1
2000-V Human-Body Model (A114-A)	4Y2 🛛 20 29 🖟 4A2
200-V Machine Model (A115-A)	GND
 1000-V Charged-Device Model (C101) 	4Y3 22 27 4A3
description /ordering information	4 <u>Y4</u> [] 23 26 [] 4 <u>A4</u>
description/ordering information	4 0 E [] 24 25] 3 0 E

This 16-bit buffer/driver is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74LVCH16240A is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. This device provides inverting outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

ORDERING INFORMATION

TA	PACKAGE [†]		PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SSOP – DL	Tube	SN74LVCH16240ADL	LVCH16240A		
–40°C to 85°C	330F - DL	Tape and reel	SN74LVCH16240ADLR	LVCH10240A		
	TSSOP – DGG	Tape and reel	SN74LVCH16240ADGGR	LVCH16240A		

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.



description/ordering information (continued)


Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.


This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.


FUNCTION TABLE (each 4-bit buffer)


INP	JTS	OUTPUT
Œ	Α	Y
L	Н	L
L	L	Н
Н	Χ	Z

logic diagram (positive logic)











SCAS566H - MARCH 1996 - REVISED AUGUST 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 6.5 V
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	-0.5 V to V_{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): DGG package	
DL package	63°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The value of V_{CC} is provided in the recommended operating conditions table.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
\/	Supply voltage	Operating	1.65	3.6	V	
VCC ∨	Supply voltage	Data retention only	1.5		V	
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}			
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		0.35 × V _{CC}		
V_{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
٧ _I	Input voltage		0	5.5	V	
V	Output voltage	High or low state	0	VCC	٧	
۷O		3-state	0	5.5		
		V _{CC} = 1.65 V		-4		
lou	High lovel output ourrent	V _{CC} = 2.3 V		-8	mA	
IOH	High-level output current	$V_{CC} = 2.7 \text{ V}$		-12	IIIA	
		V _{CC} = 3 V		-24		
		$V_{CC} = 1.65 \text{ V}$		4		
la.	Low lovel output ourrent	V _{CC} = 2.3 V		8	mA	
lOL	Low-level output current	$V_{CC} = 2.7 \text{ V}$		12	IIIA	
		V _{CC} = 3 V		24		
Δt/Δν	Input transition rise or fall rate			10	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDIT	IONS	Vcc	MIN	TYP† MAX	UNIT
	I _{OH} = -100 μA		1.65 V to 3.6 V	V _{CC} -0.2		
	I _{OH} = -4 mA	$I_{OH} = -4 \text{ mA}$				
VOH	I _{OH} = -8 mA	2.3 V	1.7			
	I _{OH} = -12 mA		2.7 V	2.2] v
	10H = -12 111A		3 V	2.4		
	I _{OH} = -24 mA		3 V	2.2		
	I _{OL} = 100 μA	1.65 V to 3.6 V		0.2		
	I _{OL} = 4 mA		1.65 V		0.45	
V _{OL}			2.3 V		0.7	V
I _{OL} = 12 mA			2.7 V		0.4	
	I _{OL} = 24 mA		3 V		0.55	
lį	V _I = 0 to 5.5 V	3.6 V		±5	μΑ	
	V _I = 0.58 V	1.65 V	‡			
	V _I = 1.07 V		‡		μА	
	V _I = 0.7 V	2.3 V	45			
l _l (hold)	V _I = 1.7 V		-45			
	V _I = 0.8 V	3 V	75			
	V _I = 2 V	V _I = 2 V		- 75		
	V _I = 0 to 3.6 V§		3.6 V		±500	
l _{off}	V_I or $V_O = 5.5 \text{ V}$		0		±10	μΑ
loz	V _O = 0 to 5.5 V		3.6 V		±10	μΑ
laa	V _I = V _{CC} or GND	10 0	3.6 V		20	
lcc	$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}$	IO = 0	3.6 V		20	μΑ
ΔlCC	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND			500	μΑ
C _i	V _I = V _{CC} or GND		3.3 V		5	pF
Co	$V_O = V_{CC}$ or GND		3.3 V		6	pF

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		V _{CC} = 1.8 V ± 0.15 V				VCC =	V _{CC} = 2.7 V		3.3 V 3 V	UNIT
	(1141 01)	(0011 01)	MIN	MAX	MIN	MAX	MIN	MIN MAX		MAX		
^t pd	Α	Υ	‡	‡	‡	‡		5	1	4.2	ns	
t _{en}	ŌĒ	Υ	‡	‡	‡	‡		5.8	1.5	4.7	ns	
^t dis	ŌE	Υ	‡	‡	‡	‡		6.6	1.5	5.9	ns	

[‡] This information was not available at the time of publication.



[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ This information was not available at the time of publication.

[§] This is the bus-hold maximum dynamic current required to switch the input from one state to another.


[¶] This applies in the disabled state only.

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT	
C _{pd}	Power dissipation capacitance	Outputs enabled	f = 10 MHz	†	†	34	pF
Сра	per buffer/driver	Outputs disabled	1 = 10 MHZ	†	†	3	þг


[†] This information was not available at the time of publication.

PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	VLOAD
tPHZ/tPZH	GND

.,	INI	PUTS		V		_	V
vcc	٧ _I	t _r /t _f	V _M V _{LOAD}		CL	RL	$v_{\scriptscriptstyle\Delta}$
1.8 V ± 0.15 V	VCC	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	VCC	≤2 ns	V _{CC} /2	2×VCC	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 - H. All parameters and waveforms are not applicable to all devices.


Figure 1. Load Circuit and Voltage Waveforms



DL (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated