SN74LVCH16540A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS569H - MARCH 1996 - REVISED AUGUST 2002

 Member of the Texas Instruments Widebus™ Family 	DGG, DGV, OR (TOP \	
 Operates From 1.65 V to 3.6 V 		
Inputs Accept Voltages to 5.5 V	1 <u>OE1</u> [] 1 1Y1 [] 2	48 1 <u>0E2</u> 47 1A1
• Max t _{pd} of 3.7 ns at 3.3 V	1Y1U2 1Y2U3	47 µ 1A1 46 µ 1A2
 Typical V_{OLP} (Output Ground Bounce) 	GND 4	46 1A2 45 GND
$<0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$	1Y3 5	44 0 1A3
 Typical V_{OHV} (Output V_{OH} Undershoot) 	1Y4 0 6	43 1 1 1 4
>2 V at $V_{CC} = 3.3$ V, $T_A = 25^{\circ}C$	V _{CC}	42 V _{CC}
 I_{off} Supports Partial-Power-Down Mode 	1Y5 🛛 8	41 1A5
Operation	1Y6 🛛 9	40 🛛 1A6
-	GND 🛛 10	39 🛛 GND
 Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 	1Y7 🛛 11	38 1 A7
3.3-V V _{CC})	1Y8 4 12	37 A8
	2Y1 🛛 13	36 2A1
 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown 	2Y2 🛛 14	35 2A2
Resistors	GND 15	34 GND
	2Y3 16	33 2A3
 Latch-Up Performance Exceeds 250 mA Per JESD 17 	2Y4 17	32 2A4
	V _{CC} [] 18 2Y5 [] 19	31 0 V _{CC} 30 2A5
ESD Protection Exceeds JESD 22	2Y6 20	29 2A5
 2000-V Human-Body Model (A114-A) 1000-V Charged-Device Model (C101) 	GND 21	28 GND
- 1000-V Charged-Device Model (C101)	2Y7 22	27 2A7
description/ordering information	2Y8 23	26 2A8
	20E1 24	25 20E2
This 16-bit buffer/driver is designed for 1.65-V to	L	

3.6-V V_{CC} operation, and provides a high-performance bus interface for wide data paths.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ($\overline{OE1}$ or $\overline{OE2}$) input is high, all corresponding outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	SSOP – DL	Tube	SN74LVCH16540ADL	LVCH16540A	
–40°C to 85°C	550P - DL	Tape and reel	SN74LVCH16540ADLR	LVCH10540A	
-40 C 10 85 C	TSSOP – DGG	Tape and reel	SN74LVCH16540ADGGR	LVCH16540A	
	TVSOP – DGV	Tape and reel	SN74LVCH16540ADGVR	LDH540A	

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated

description/ordering information (continued)


To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

	(each 8-bit section)								
	INPUTS	OUTPUT							
OE1	OE2	Α	Y						
L	L	L	Н						
L	L	Н	L						
н	Х	Х	Z						
х	н	Х	Z						

FUNCTION TABLE

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} Input voltage range, V_I (see Note 1) Voltage range applied to any output in the high-impedance or power-off state, V_O	
(see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, $V_{f O}$	
(see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	
Continuous output current, I _O	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	
DGV package	58°C/W
DL package	63°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The value of V_{CC} is provided in the recommended operating conditions table.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vee	Supplyveltere	Operating	1.65	3.6	V	
V _{CC} Supply voltage	Supply voltage	Data retention only	1.5		v	
		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$			
VIH	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	1.7		V	
		V _{CC} = 2.7 V to 3.6 V	2			
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
VIL	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V		0.7	V	
		V _{CC} = 2.7 V to 3.6 V		0.8		
VI	Input voltage		0	5.5	V	
.,	Output voltage	High or low state	0	VCC	v	
VO		3-state	0	5.5	v	
		V _{CC} = 1.65 V		-4		
10.1	High lovel output ourrent	V _{CC} = 2.3 V		-8		
ЮН	High-level output current	V _{CC} = 2.7 V		-12	mA	
		V _{CC} = 3 V		-24		
		V _{CC} = 1.65 V		4		
1		V _{CC} = 2.3 V		8		
IOL	Low-level output current	V _{CC} = 2.7 V		12	mA	
		V _{CC} = 3 V		24		
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V	
ТА	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74LVCH16540A **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS

SCAS569H - MARCH 1996 - REVISED AUGUST 2002

electrical characteristics	over	recommended	operating	free-air	temperature	range	(unless
otherwise noted)					•	•	•

PARAMETER	TEST CONDITI	ONS	V _{CC}	MIN	TYP†	MAX	UNIT
	I _{OH} = -100 μA		1.65 V to 3.6 V	V _{CC} -0.2			
Vон	I _{OH} = -4 mA	1.65 V	1.2				
	I _{OH} = -8 mA		2.3 V	1.7			v
VОН	I _{OH} = –12 mA	2.7 V	2.2			v	
	10H = -15 IIIA		3 V	2.4			
	I _{OH} = -24 mA		3 V	2.2			
	I _{OL} = 100 μA	1.65 V to 3.6 V			0.2		
	I _{OL} = 4 mA	1.65 V			0.45		
VOL	I _{OL} = 8 mA		2.3 V			0.7	V
	I _{OL} = 12 mA	2.7 V			0.4		
	I _{OL} = 24 mA	3 V			0.55		
lj	V _I = 0 to 5.5 V		3.6 V		±5	μA	
	V _I = 0.58 V	1.65 V	‡			μΑ	
	V _I = 1.07 V	1.00 V	‡				
	V _I = 0.7 V	2.3 V	45				
ll(hold)	V _I = 1.7 V	2.0 V	-45				
lı	V _I = 0.8 V	3 V	75				
	V ₁ = 2 V			-75			
	$V_{I} = 0 \text{ to } 3.6 \text{ V}$		3.6 V			±500	
l _{off}	$V_{I} \text{ or } V_{O} = 5.5 \text{ V}$		0		:	±10	μA
Ioz	$V_{O} = 0$ to 5.5 V		3.6 V			±10	μA
100	$V_I = V_{CC}$ or GND	IO = 0	3.6 V			20	μA
	$3.6 \text{ V} \leq \text{V}_{I} \leq 5.5 \text{ V}^{\text{P}}$	10 = 0	5.0 V	$ \begin{array}{c c} -45 \\ 75 \\ -75 \\ \pm 500 \\ \pm 10 \\ \pm 10 \\ 20 \\ 20 \\ 500 \\ \end{array} $	μΑ		
ΔICC	One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND		2.7 V to 3.6 V			500	μA
Ci	$V_I = V_{CC}$ or GND		3.3 V		5		pF
Co	$V_{O} = V_{CC}$ or GND		3.3 V		6.5		pF

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] This information was not available at the time of publication.

§ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

¶ This applies in the disabled state only.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

Γ	PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.1		V _{CC} = ± 0.2		V _{CC} =	2.7 V	V _{CC} = ± 0.3	3.3 V 3 V	UNIT
			(001101)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	^t pd	А	Y	‡	‡	‡	‡		4.5	1	3.7	ns
	t _{en}	OE	Y	‡	‡	‡	‡		5.9	1.5	4.8	ns
	^t dis	OE	Y	‡	‡	‡	‡		6.3	1.6	5.9	ns

[‡]This information was not available at the time of publication.



SN74LVCH16540A **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS SCAS569H – MARCH 1996 – REVISED AUGUST 2002

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS	V _{CC} =1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT	
			CONDITIC		TYP	TYP	TYP	
Γ	Cpd	Power dissipation capacitance	Outputs enabled	f = 10 MHz	†	†	34	рF
Ľ	opd	per buffer/driver	Outputs disabled		†	†	2	μL


[†] This information was not available at the time of publication.



SN74LVCH16540A **16-BIT BUFFER/DRIVER** WITH 3-STATE OUTPUTS

SCAS569H – MARCH 1996 – REVISED AUGUST 2002

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT

TEST	S1
^t PLH ^{/t} PHL	Open
^t PLZ ^{/t} PZL	VLOAD
^t PHZ ^{/t} PZH	GND

VOLTAGE WAVEFORMS

ENABLE AND DISABLE TIMES

LOW- AND HIGH-LEVEL ENABLING

٧ı

0 V

٧ı

0 V

٧ı

0 V


Vol

۷он

≈0 V

VLOAD/2

N N	INPUTS		N	V	•	_	v
Vcc	v _l	t _r /t _f	VM	VLOAD	сL	RL	v_Δ
$\textbf{1.8 V} \pm \textbf{0.15 V}$	Vcc	≤2 ns	V _{CC} /2	$2 \times V_{CC}$	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	Vcc	≤2 ns	V _{CC} /2	2 × V _{CC}	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



- V_{OL}


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS

NOTES: A. C₁ includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .

(see Note B)

- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.






MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins - MO-153

14/16/20/56 Pins – MO-194




MECHANICAL DATA

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

DL (R-PDSO-G**) 48 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118




MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated