SCAS567H - MARCH 1996 - REVISED AUGUST 2002

25 20E2

2OE1 124

DGG, DGV, OR DL PACKAGE **Member of the Texas Instruments** (TOP VIEW) Widebus™ Family Operates From 1.65 V to 3.6 V 48 10E2 10E1 Inputs Accept Voltages to 5.5 V 47 🛮 1A1 1Y1 **1**2 Max t_{pd} of 4.2 ns at 3.3 V 1Y2 🛮 3 46 1 1A2 Typical V_{OLP} (Output Ground Bounce) GND 4 45 GND <0.8 V at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$ 1Y3 🛮 5 44 🛮 1A3 1Y4 🛮 6 43 🛮 1A4 Typical V_{OHV} (Output V_{OH} Undershoot) 42 V_{CC} >2 V at V_{CC} = 3.3 V, T_A = 25°C V_{CC} **Ц**7 1Y5 8 41 1 1A5 **I**off Supports Partial-Power-Down Mode 1Y6 🛮 9 40 1 1A6 Operation GND 1 10 39 | GND **Supports Mixed-Mode Signal Operation on** 1Y7 🛮 11 38 II 1A7 All Ports (5-V Input/Output Voltage With 37 II 1A8 1Y8 **1**12 3.3-V V_{CC}) 36 D2A1 2Y1 📙 Bus Hold on Data Inputs Eliminates the 2Y2 🛮 14 35 2A2 **Need for External Pullup/Pulldown** GND II 15 34 I GND Resistors 2Y3 🛮 16 33 2A3 Latch-Up Performance Exceeds 250 mA Per 2Y4 🛮 17 32 2A4 **JESD 17** 31 V_{CC} V_{CC} **□** 18 30 2A5 **ESD Protection Exceeds JESD 22** 2Y5 19 2Y6 20 - 2000-V Human-Body Model (A114-A) 29 L 2A6 - 1000-V Charged-Device Model (C101) GND II 21 28 II GND 27 2A7 2Y7 122 description/ordering information 2Y8 | 23 26 II 2A8

The SN74LVCH16541A is a noninverting 16-bit buffer composed of two 8-bit sections with separate output-enable signals. For either 8-bit buffer section, the two output-enable $(1\overline{OE1}$ and $1\overline{OE2}$ or $2\overline{OE1}$ and 20E2) inputs must be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 8-bit buffer section are in the high-impedance state.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SSOP – DL	Tube	SN74LVCH16541ADL	LVCH16541A
4000 to 0500	330P - DL	Tape and reel	SN74LVCH16541ADLR	LVCH16541A
-40°C to 85°C	TSSOP – DGG	Tape and reel	SN74LVCH16541ADGGR	LVCH16541A
	TVSOP - DGV	Tape and reel	SN74LVCH16541ADGVR	LDH541A

[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

This 16-bit buffer/driver is designed for 1.65-V to

3.6-V V_{CC} operation.



SCAS567H - MARCH 1996 - REVISED AUGUST 2002

description/ordering information (continued)


Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.


FUNCTION TABLE (each 8-bit section)

	INPUTS	OUTPUT	
OE1	OE2	Α	Y
L	L	L	L
L	L	Н	Н
Н	X	Χ	Z
Х	Н	Χ	Z

logic diagram (positive logic)



To Seven Other Channels



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	–0.5 V to 6.5 V
Input voltage range, V _I (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	
Continuous output current, IO	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): DGG package	70°C/W
DGV package	58°C/W
DL package	63°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The value of V_{CC} is provided in the recommended operating conditions table.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Voc	Supply voltage	Operating	1.65	3.6	V	
Vcc	Supply voltage	Data retention only	1.5		ľ	
		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$			
VIН	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		V _{CC} = 1.65 V to 1.95 V		0.35 × V _{CC}		
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
٧ı	Input voltage		0	5.5	V	
\/ -	Output voltage	High or low state	0	Vcc	V	
۷o		3-state	0	5.5	V	
		V _{CC} = 1.65 V		-4	A	
		V _{CC} = 2.3 V		-8		
ЮН	High-level output current	V _{CC} = 2.7 V		-12	mA	
		V _{CC} = 3 V		-24		
		V _{CC} = 1.65 V		4		
1	Lavida and authorit authorit	V _{CC} = 2.3 V		8	A	
lOL	Low-level output current	V _{CC} = 2.7 V		12	mA	
		V _{CC} = 3 V		24		
Δt/Δν	Input transition rise or fall rate	-		10	ns/V	
T _A	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		Vcc	MIN	TYP† MAX	UNIT	
	I _{OH} = -100 μA		1.65 V to 3.6 V	V _{CC} -0.2			
	I _{OH} = -4 mA		1.65 V	1.2			
\\\	I _{OH} = -8 mA	2.3 V	1.7		V		
Voн	I _{OH} = -12 mA	2.7 V	2.2		V		
	10H = -12 111A		3 V	2.4			
	I _{OH} = -24 mA		3 V	2.2			
	I _{OL} = 100 μA		1.65 V to 3.6 V		0.2		
VOL	I _{OL} = 4 mA		1.65 V		0.45		
	I _{OL} = 8 mA	2.3 V		0.7	V		
	I _{OL} = 12 mA	2.7 V		0.4			
	I _{OL} = 24 mA		3 V		0.55		
lį	V _I = 0 to 5.5 V	3.6 V		±5	μΑ		
	V _I = 0.58 V	1.65 V	‡		μΑ		
	V _I = 1.07 V		‡				
	V _I = 0.7 V	2.3 V	45				
l _l (hold)	V _I = 1.7 V	2.5 V	-45				
	V _I = 0.8 V	3 V	75				
	V _I = 2 V		-75				
	V _I = 0 to 3.6 V§		3.6 V		±500		
l _{off}	V_I or $V_O = 5.5 \text{ V}$		0		±10	μΑ	
loz	V _O = 0 to 5.5 V		3.6 V		±10	μΑ	
laa	V _I = V _{CC} or GND	1- 0	3.6 V		20	4	
lcc	$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{\P}$	IO = 0	3.6 V		20	μΑ	
ΔlCC	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND		2.7 V to 3.6 V		500	μΑ	
C _i	V _I = V _{CC} or GND	3.3 V		5	pF		
Co	V _O = V _{CC} or GND		3.3 V		6.5	pF	

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$egin{array}{c ccccc} V_{CC} = 1.8 \ V & V_{CC} = 2.5 \ V & V_{CC} = 2.7 \ V & \pm 0.3 \ \end{array}$		V _{CC} = 2.7 V		3.3 V 3 V	UNIT			
		(0011 01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t pd	Α	Υ	‡	‡	‡	‡		5	1.1	4.2	ns
t _{en}	ŌE	Υ	‡	‡	‡	‡		6.9	1.5	5.6	ns
^t dis	ŌE	Y	‡	‡	‡	‡		7.4	1.9	6.8	ns

[‡] This information was not available at the time of publication.



[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ This information was not available at the time of publication.

[§] This is the bus-hold maximum dynamic current required to switch the input from one state to another.


[¶] This applies in the disabled state only.

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT		
C _{pd}	Power dissipation capacitance	Outputs enabled	f = 10 MHz	†	†	35	nE	
Сра	per buffer/driver	Outputs disabled	1 = 10 MHZ	†	†	4	pF	


[†] This information was not available at the time of publication.

PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	V _{LOAD}
tPHZ/tPZH	GND

.,	INI	PUTS	.,			_	.,
vcc	٧ _I	t _r /t _f	V _M	VLOAD	CL	RL	$oldsymbol{v}_\Delta$
1.8 V ± 0.15 V	VCC	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	VCC	≤2 ns	V _{CC} /2	2×VCC	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

DL (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated