SCAS320L - NOVEMBER 1993 - REVISED AUGUST 2003

- **Member of the Texas Instruments** Widebus™ Family
- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t<sub>pd</sub> of 6.6 ns at 3.3 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) <0.8 V at  $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) >2 V at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C
- **Supports Mixed-Mode Signal Operation on** All Ports (5-V Input/Output Voltage With 3.3-V V<sub>CC</sub>)
- Ioff Supports Partial-Power-Down Mode Operation
- Bus Hold on Data Inputs Eliminates the **Need for External Pullup/Pulldown** Resistors
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- **ESD Protection Exceeds JESD 22** 
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

## description/ordering information

This 16-bit registered transceiver is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

The SN74LVCH16952A contains two sets of D-type flip-flops for temporary storage of data flowing in either direction. The device can be used

### DGG, DGV, OR DL PACKAGE (TOP VIEW)

1OEAB	1	$\cup$	56	1OEBA
1CLKAB [	2		55	1CLKBA
1CEAB	3		54	1CEBA
GND [	4		53	GND
1A1 [	5		52	] 1B1
1A2 [	6		51	] 1B2
V <sub>CC</sub> [	7		50	] v <sub>cc</sub>
- 9	8		49	] 1B3
1A4 [	9		48	] 1B4
1A5 [	10		47	] 1B5
GND [	11		46	] GND
1A6 [	12		45	] 1B6
1A7 [	13		44	] 1B7
1A8 [	14		43	] 1B8
2A1 [	15		42	] 2B1
2A2 [	16		41	2B2
2A3 [	17		40	] 2B3
GND [	18		39	GND
2A4 [	19		38	] 2B4
2A5 [	20		37	] 2B5
2A6 [	21		36	] 2B6
V <sub>CC</sub> [	22		35	] v <sub>cc</sub>
2A7 [	23		34	] 2B7
2A8 [	24		33	] 2B8
GND [	25		32	] GND
2CEAB	26		31	2CEBA
2CLKAB	27		30	2CLKBA
2OEAB	28		29	2 <mark>OEBA</mark>

as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input, provided that the clock-enable (CEAB or CEBA) input is low. Taking the output-enable (OEAB or OEBA) input low accesses the data on either port.

### ORDERING INFORMATION

TA	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	SSOP – DL	Tube	SN74LVCH16952ADL	LVCH16952A	
-40°C to 85°C	330F - DL	Tape and reel	SN74LVCH16952ADLR	LVCH10932A	
-40 C to 65 C	TSSOP – DGG	Tape and reel	SN74LVCH16952ADGGR	LVCH16952A	
	TVSOP – DGV	Tape and reel	SN74LVCH16952ADGVR	LDH952A	

<sup>†</sup>Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

# SN74LVCH16952A 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS320L - NOVEMBER 1993 - REVISED AUGUST 2003

### description/ordering information (continued)

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended. The bus-hold circuitry is part of the input circuit and is not disabled by  $\overline{\sf OE}$  or DIR.

#### **FUNCTION TABLE**†


	OUTPUT			
CEAB	CLKAB	OEAB	Α	В
Н	Х	L	Χ	в <sub>0</sub> ‡
Х	L	L	Χ	В <sub>0</sub> ‡ В <sub>0</sub> ‡
L	$\uparrow$	L	L	L
L	$\uparrow$	L	Н	Н
Х	X	Н	Χ	Z

<sup>†</sup> A-to-B data flow is shown; B-to-A data flow is similar, but uses CEBA, CLKBA, and OEBA.




<sup>&</sup>lt;sup>‡</sup>Level of B before the indicated steady-state input conditions were established

# logic diagram (positive logic)



To Seven Other Channels



# SN74LVCH16952A 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS320L - NOVEMBER 1993 - REVISED AUGUST 2003

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		0.5 V to 6.5 V
Input voltage range, V <sub>I</sub> (see Note 1)		–0.5 V to 6.5 V
Voltage range applied to any output in the high-	impedance or power-off state, VO	
(see Note 1)		0.5 V to 6.5 V
Voltage range applied to any output in the high	or low state, V <sub>O</sub>	
(see Notes 1 and 2)		$10.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ )		–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)		–50 mA
Continuous output current, IO		±50 mA
Continuous current through V <sub>CC</sub> or GND		±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3):	DGG package	64°C/W
•	DGV package	48°C/W
	DL package	56°C/W
Storage temperature range, T <sub>sta</sub>		

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The value of V<sub>CC</sub> is provided in the recommended operating conditions table.
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
V/00	Supply voltage	Operating	1.65	3.6	V	
Vcc	Supply voltage	Data retention only	1.5		V	
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>			
VIН	High-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	1.7		V	
		V <sub>CC</sub> = 2.7 V to 3.6 V	2			
		V <sub>CC</sub> = 1.65 V to 1.95 V		0.35 × V <sub>CC</sub>		
V <sub>IL</sub> Lo	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		V <sub>CC</sub> = 2.7 V to 3.6 V		0.8		
٧ <sub>I</sub>	Input voltage	-	0	5.5	V	
	Output voltage	High or low state	0	VCC	V	
۷o		3-state	0	5.5	٧	
		V <sub>CC</sub> = 1.65 V		-4		
	High level cutout current	V <sub>CC</sub> = 2.3 V		-8	mA	
ЮН	High-level output current	V <sub>CC</sub> = 2.7 V		-12	IIIA	
		V <sub>CC</sub> = 3 V		-24		
		V <sub>CC</sub> = 1.65 V		4		
	Lour loughout ourrent	V <sub>CC</sub> = 2.3 V		8	mA	
lOL	Low-level output current	V <sub>CC</sub> = 2.7 V		12	IIIA	
		V <sub>CC</sub> = 3 V		24	1	
Δt/Δν	Input transition rise or fall rate			10	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCAS320L - NOVEMBER 1993 - REVISED AUGUST 2003

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	Vcc	MIN	TYP <sup>†</sup>	MAX	UNIT	
		I <sub>OH</sub> = -100 μA	1.65 V to 3.6 V	V <sub>CC</sub> -0.2				
		I <sub>OH</sub> = -4 mA	1.65 V	1.2				
\ \ <sub>\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\</sub>		I <sub>OH</sub> = -8 mA	2.3 V	1.7			V	
Vон		I <sub>OH</sub> = -12 mA	2.7 V	2.2			V	
		10H = -12 111A	3 V	2.4				
		I <sub>OH</sub> = -24 mA	3 V	2.2				
		I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V			0.2		
		$I_{OL} = 4 \text{ mA}$	1.65 V			0.45		
VOL		$I_{OL} = 8 \text{ mA}$	2.3 V			0.7	V	
		$I_{OL} = 12 \text{ mA}$	2.7 V			0.4		
		I <sub>OL</sub> = 24 mA	3 V			0.55		
П	Control inputs	V <sub>I</sub> = 0 to 5.5 V	3.6 V			±5	μΑ	
	V <sub>I</sub> = 0.58 V		1.65 V	15				
		V <sub>I</sub> = 1.07 V	1.05 V	<b>–15</b>			μΑ	
		V <sub>I</sub> = 0.7 V	2.3 V	45				
l(hold)	A or B ports	V <sub>I</sub> = 1.7 V	2.0 V	<del>-4</del> 5				
		V <sub>1</sub> = 0.8 V		75				
		V <sub>I</sub> = 2 V	3 V	<del>-</del> 75				
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	3.6 V			±500		
I <sub>off</sub>		$V_I$ or $V_O = 5.5 V$	0			±10	μΑ	
loz§		$V_O = 0 \text{ V or } (V_{CC} \text{ to } 5.5 \text{ V})$	3.6 V			±10	μΑ	
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			20		
		$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}, \P$ $I_{\text{O}} = 0$	3.0 V			20	μΑ	
∆lcc		One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND	2.7 V to 3.6 V			500	μΑ	
Ci	Control inputs	$V_I = V_{CC}$ or GND	3.3 V		5		pF	
C <sub>io</sub>	A or B ports	$V_O = V_{CC}$ or GND	3.3 V		8.5		pF	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			V <sub>CC</sub> =		± 0.2		VCC =	2.7 V	± 0.3		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	ock Clock frequency			130		150		150		150	MHz
t <sub>W</sub>	Pulse duration, CLK high or low		5		3.3		3.3		3.3		ns
	Sotup time	Data before CLK↑	5.8		3.4		3.4		2.8		
t <sub>su</sub>	Setup time	CE before CLK↑	1.4		1.3		1.8		1.4		ns
t.	Hold time	Data after CLK↑	0		0.5		0.5		0.5		no
th	noid time	CE after CLK↑	1.1		1.6		1.1		1.9		ns



<sup>‡</sup> This is the bus-hold maximum dynamic current required to switch the input from one state to another.

<sup>§</sup> For the total leakage current in an I/O port, please consult the  $I_{I(hold)}$  specification for the input voltage condition 0 V < V<sub>I</sub> < V<sub>CC</sub>, and the  $I_{OZ}$  specification for the input voltage conditions  $V_{I} = 0$  V or  $V_{I} = V_{CC}$  to 5.5 V. The bus-hold current, at input voltage greater than  $V_{CC}$ , is negligible.

<sup>¶</sup> This applies in the disabled state only.

# **SN74LVCH16952A 16-BIT REGISTERED TRANSCEIVER** WITH 3-STATE OUTPUTS SCAS320L – NOVEMBER 1993 – REVISED AUGUST 2003

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> =		V <sub>CC</sub> =	2.5 V 2 V	VCC =	2.7 V	V <sub>CC</sub> =	3.3 V 3 V	UNIT
	(IIVI O1)	(0011 01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			130		150		150		150		MHz
t <sub>pd</sub>	CLKAB or CLKBA	B or A	2	11	1	7.6	1	7.6	1.6	6.6	ns
t <sub>en</sub>	ŌĒ	A or B	2	10.6	1	8	1	8	1.1	6.6	ns
<sup>t</sup> dis	ŌĒ	A or B	2	12.7	1	7.1	1	7.1	1.9	6.7	ns
tsk(o)										1	ns

# operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	UNIT	
PARAMETER		CONDITIONS	TYP	TYP	TYP	ONIT	
Const	Power dissipation capacitance Outputs enable		f = 10 MHz	55	61	69	pF
Cpd	per transceiver	Outputs disabled	1 = 10 MHZ	22	24	27	рг




### PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	VLOAD
tPHZ/tPZH	GND

V	INF	PUTS	V	V	•		V
Vcc	٧ <sub>I</sub>	t <sub>r</sub> /t <sub>f</sub>	ν <sub>M</sub>	VLOAD	CL	$R_L$	$oldsymbol{V}_\Delta$
1.8 V ± 0.15 V	VCC	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	VCC	≤2 ns	V <sub>CC</sub> /2	2×VCC	30 pF	500 $\Omega$	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 $\Omega$	0.3 V
3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 $\Omega$	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ .
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



# DGV (R-PDSO-G\*\*)

### **24 PINS SHOWN**

### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

### DL (R-PDSO-G\*\*)

### **48 PINS SHOWN**

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

# DGG (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated