SCAS616H - OCTOBER 1998 - REVISED AUGUST 2003

- Member of the Texas Instruments
 Widebus+™ Family
- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 4 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 2 V at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} Supports Partial-Power-Down Mode Operation
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})

- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Other Products to Consider: SN74LVC32245
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

description/ordering information

This 32-bit (quad-octal) noninverting bus transceiver is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74LVCH32245A is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

This device can be used as four 8-bit transceivers, two 16-bit transceivers, or one 32-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses effectively are isolated.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the $\underline{\text{bus-hold}}$ circuitry is not recommended. The bus-hold circuitry is part of the input circuit and is not disabled by $\overline{\text{OE}}$ or DIR.

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 85°C	LFBGA – GKE	Tape and reel	SN74LVCH32245AGKER	CH245A	
-40 C to 65 C	LFBGA – ZKE (Pb-free)	Tape and reel	SN74LVCH32245AZKER	CH245A	

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus+ is a trademark of Texas Instruments.



SN74LVCH32245A **32-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCAS616H - OCTOBER 1998 - REVISED AUGUST 2003

GKE OR ZKE PACKAGE (TOP VIEW)

A B C O O O O O O O O O O O O O O O O O O			1	2	3	4	5	6
C	Α	/	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\circ
D 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	В		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
E 000000 F 000000 G 000000 H 000000 K 000000 M 000000 P 000000	С		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
F 000000 G 000000 H 000000 K 000000 K 000000 M 000000 P 000000	D		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
G 000000 H 000000 J 000000 K 000000 M 000000 P 000000	Е		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
H 000000 K 000000 K 000000 M 000000 P 000000	F		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
J 000000 K 000000 L 000000 M 000000 P 000000 R 000000	G		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
K 000000 L 000000 M 000000 P 000000 R 000000	н		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
L 000000 M 000000 N 000000 P 000000	J		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
M 000000 N 000000 P 000000	K		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
N 000000 P 000000 R 000000	L		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
P 000000 R 000000	М		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
R ()()()()()	N		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
	Р		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
1 000000	R		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
	Т		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc


terminal assignments


	1	2	3	4	5	6
Α	1B2	1B1	1DIR	10E	1A1	1A2
В	1B4	1B3	GND	GND	1A3	1A4
С	1B6	1B5	Vcc	Vcc	1A5	1A6
D	1B8	1B7	GND	GND	1A7	1A8
Е	2B2	2B1	GND	GND	2A1	2A2
F	2B4	2B3	Vcc	Vcc	2A3	2A4
G	2B6	2B5	GND	GND	2A5	2A6
Н	2B7	2B8	2DIR	2OE	2A8	2A7
J	3B2	3B1	3DIR	3OE	3A1	3A2
K	3B4	3B3	GND	GND	3A3	3A4
L	3B6	3B5	Vcc	Vcc	3A5	3A6
M	3B8	3B7	GND	GND	3A7	3A8
N	4B2	4B1	GND	GND	4A1	4A2
Р	4B4	4B3	Vcc	Vcc	4A3	4A4
R	4B6	4B5	GND	GND	4A5	4A6
Т	4B7	4B8	4DIR	4OE	4A8	4A7


FUNCTION TABLE (each 8-bit section)


INP	UTS	OPERATION
OE	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	X	Isolation

logic diagram (positive logic)









absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC} -0.5 V to 6.5 V
Input voltage range, V _I (see Note 1)
Voltage range applied to any output in the high-impedance or power-off state, VO
(see Note 1)
Voltage range applied to any output in the high or low state, VO
(see Notes 1 and 2)—0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)
Output clamp current, I_{OK} ($V_O < 0$)
Continuous output current, I _O ±50 mA
Continuous current through each V _{CC} or GND±100 mA
Package thermal impedance, θ _{JA} (see Note 3): GKE/ZKE package
Storage temperature range, T _{stq} –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The value of V_{CC} is provided in the recommended operating conditions table.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.



SN74LVCH32245A 32-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS616H - OCTOBER 1998 - REVISED AUGUST 2003

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
V	Supply voltage	Operating	1.65	3.6	V	
VCC	Supply Voltage	Data retention only	1.5		V	
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}			
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		V _{CC} = 1.65 V to 1.95 V		0.35 × V _{CC}		
V_{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V		0.7	V	
		V _{CC} = 2.7 V to 3.6 V		0.8		
٧ _I	Input voltage	•	0	5.5	V	
	Outrot valtage	High or low state	0	VCC	V	
VO	Output voltage	3-state	0	5.5	V	
		V _{CC} = 1.65 V		-4		
1	High level cuterut cumant	V _{CC} = 2.3 V		-8	mA	
ЮН	High-level output current	V _{CC} = 2.7 V		-12		
		V _{CC} = 3 V		-24		
		V _{CC} = 1.65 V		4		
1	Laveland autout aumant	V _{CC} = 2.3 V		8	A	
IOL	Low-level output current	V _{CC} = 2.7 V		12	mA	
		V _{CC} = 3 V		24	1	
Δt/Δν	Input transition rise or fall rate	•		5	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER	TEST CONDITIONS	Vcc	MIN	TYP†	MAX	UNIT	
		$I_{OH} = -100 \mu\text{A}$	1.65 V to 3.6 V	V _{CC} -0.	.2			
		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2				
Vон		$I_{OH} = -8 \text{ mA}$	2.3 V	1.7			V	
VOH		I _{OH} = -12 mA	2.7 V	2.2			V	
		10H = -12 IIIA	3 V	2.4				
		$I_{OH} = -24 \text{ mA}$	3 V	2.2				
		$I_{OL} = 100 \mu\text{A}$	1.65 V to 3.6 V			0.2		
		$I_{OL} = 4 \text{ mA}$	1.65 V			0.45		
VOL		$I_{OL} = 8 \text{ mA}$	2.3 V			0.7	V	
		$I_{OL} = 12 \text{ mA}$	2.7 V			0.4		
		$I_{OL} = 24 \text{ mA}$	3 V			0.55		
lj .	Control inputs	$V_{I} = 0 \text{ to } 5.5 \text{ V}$	3.6 V			±5	μΑ	
		$V_{I} = 0.58 \text{ V}$	1.65 V	25				
		V _I = 1.07 V	1.05 V	-25				
		$V_I = 0.7 V$	2.3 V	45				
I(hold)		$V_I = 1.7 \text{ V}$	2.5 V	-45			μΑ	
		$V_{I} = 0.8 \text{ V}$	3 V	75				
		V _I = 2 V] 3 v	-75				
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	3.6 V			±500		
l _{off}		V_I or $V_O = 5.5 V$	0			±10	μΑ	
loz§		$V_O = 0 \text{ V or } (V_{CC} \text{ to } 5.5 \text{ V})$	3.6 V			±10	μΑ	
Icc		$V_I = V_{CC}$ or GND $I_O = 0$	3.6 V			40	μА	
		$3.6 \text{ V} \le \text{V}_1 \le 5.5 \text{ V}^{\P}$	3.0 V			40		
ΔlCC		One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND	2.7 V to 3.6 V			500	μΑ	
Ci	Control inputs	$V_I = V_{CC}$ or GND	3.3 V		5		pF	
C _{io}	A or B ports	$V_O = V_{CC}$ or GND	3.3 V		7.5		pF	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} =		VCC =		V _{CC} =	2.7 V	V _{CC} =	3.3 V 3 V	UNIT
	(INFOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t pd	A or B	B or A	1.5	7.1	1	4.5	1	4.7	1	4	ns
t _{en}	ŌĒ	A or B	1.5	8.9	1	5.6	1.5	6.7	1.5	5.5	ns
^t dis	ŌĒ	A or B	1.5	11.9	1	6.8	1.5	7.1	1.5	6.6	ns
tsk(o)										1.5	ns



[‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

[§] For the total leakage current in an I/O port, please consult the $I_{I(hold)}$ specification for the input voltage condition $0 \text{ V} < \text{V}_I < \text{V}_{CC}$, and the I_{OZ} specification for the input voltage conditions $V_I = 0 \text{ V}$ or $V_I = V_{CC}$ to 5.5 V. The bus-hold current, at input voltage greater than V_{CC} , is negligible.

 $[\]P$ This applies in the disabled state only.


SN74LVCH32245A 32-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCAS616H - OCTOBER 1998 - REVISED AUGUST 2003

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT	
	PARAMETER			TYP	TYP	TYP	ONIT	
C .	Power dissipation capacitance	Outputs enabled	f = 10 MHz	36	36	40	PF	
C _{pd}	rower dissipation capacitance	Outputs disabled	1 = 10 WHZ	3	3	4	pr	




PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	VLOAD
tPHZ/tPZH	GND

V	INF	PUTS	V	V			V
VCC	٧ _I	t _r /t _f	VM	VLOAD	CL	R_L	$v_{\scriptscriptstyle\Delta}$
1.8 V \pm 0.15 V	VCC	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	VCC	≤ 2 ns	V _{CC} /2	2×VCC	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.
 - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



GKE (R-PBGA-N96)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.


- B. This drawing is subject to change without notice.
- C. MicroStar BGA™ configuration
- D. Falls within JEDEC MO-205 variation CC.
- E. This package is tin-lead (SnPb). Refer to the 96 ZKE package (drawing 4204493) for lead-free.

MicroStar BGA is a trademark of Texas Instruments.



ZKE (R-PBGA-N96)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. MicroStar BGA™ configuration
- D. Falls within JEDEC MO-205 variation CC.
- E. This package is lead-free. Refer to the 96 GKE package (drawing 4188953) for tin-lead (SnPb).

MicroStar BGA is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated