SCAS618A - OCTOBER 1998 - REVISED JUNE 1999

- Member of the Texas Instruments
   Widebus™ Family
- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
   2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Power Off Disables Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)

- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Packaged in Plastic Fine-Pitch Ball Grid Array Package

#### description

This 32-bit transparent D-type latch is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

The SN74LVCH32373A is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as four 8-bit latches, two 16-bit latches, or one 32-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVCH32373A is characterized for operation from -40°C to 85°C.

### **FUNCTION TABLE**

	INPUTS		ОИТРИТ
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	$Q_0$
Н	X	X	Z




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus trademarks of Texas Instruments Incorporated.




### terminal assignments





6	1D2	1D4	1D6	1D8	2D2	2D4	2D6	2D7	3D2	3D4	3D6	3D8	4D2	4D4	4D6	4D7
5	1D1	1D3	1D5	1D7	2D1	2D3	2D5	2D8	3D1	3D3	3D5	3D7	4D1	4D3	4D5	4D8
4	1LE	GND	VCC	GND	GND	VCC	GND	2LE	3LE	GND	VCC	GND	GND	VCC	GND	4LE
3	10E	GND	VCC	GND	GND	VCC	GND	2OE	3OE	GND	VCC	GND	GND	VCC	GND	4OE
2	1Q1	1Q3	1Q5	1Q7	2Q1	2Q3	2Q5	2Q8	3Q1	3Q3	3Q5	3Q7	4Q1	4Q3	4Q5	4Q8
1	1Q2	1Q4	1Q6	1Q8	2Q2	2Q4	2Q6	2Q7	3Q2	3Q4	3Q6	3Q8	4Q2	4Q4	4Q6	4Q7
	Α	В	С	D	Е	F	G	Н	J	K	L	М	N	Р	R	Т


### logic diagram (positive logic)



To Seven Other Channels







TEXAS INSTRUMENTS

SCAS618A - OCTOBER 1998 - REVISED JUNE 1999

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 6.5 V
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3)	40°C/W
Storage temperature range, T <sub>sto</sub>	65°C to 150°C

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The value of V<sub>CC</sub> is provided in the recommended operating conditions table.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
V/00	Supply voltage	voltage Operating Data retention only		3.6	V
VCC	Supply voltage				V
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>		
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	1.7		V
		Data retention only 1.5 $V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$ 0.65 × $V_{CC}$ Plage $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ 1.7 $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ 2 $V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$ $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ $V_{CC} = 2.3 \text{ V to } 3.6 \text{ V}$ 10  High or low state 0  3 state 0 $V_{CC} = 1.65 \text{ V}$ $V_{CC} = 2.3 \text{ V}$ $V_{CC} = 2.7 \text{ V}$ $V_{CC} = 3 \text{ V}$ $V_{CC} = 2.3 \text{ V}$			
		V <sub>CC</sub> = 1.65 V to 1.95 V		0.35 × V <sub>CC</sub>	
VIL	Low-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V		0.7	V
		V <sub>CC</sub> = 2.7 V to 3.6 V		0.8	
٧ <sub>I</sub>	Input voltage	•	0	5.5	V
٧o	Outrot valle as	High or low state 0		Vcc	V
	Output voltage 3 state	3 state	0	5.5	٧
		V <sub>CC</sub> = 1.65 V		-4	
	Vcc = 2.3 V		-8	^	
ЮН	High-level output current	V <sub>CC</sub> = 2.7 V		-12	mA
		VCC = 3 V		-24	
		V <sub>CC</sub> = 1.65 V		4	
	Laur laural austrust austraut	V <sub>CC</sub> = 2.3 V		8	A
lOL	Low-level output current	V <sub>CC</sub> = 2.7 V		12	mA
		V <sub>CC</sub> = 3 V		24	
Δt/Δν	Input transition rise or fall rate	•	0	10	ns/V
TA	Operating free-air temperature		-40	85	°C
	Operating free-air temperature	/op or CND to ansure proper device opera-			

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### **SN74LVCH32373A** 32-BIT TRANSPARENT D-TYPE LATCH **WITH 3-STATE OUTPUTS**

SCAS618A - OCTOBER 1998 - REVISED JUNE 1999

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CO	ONDITIONS	Vcc	MIN	TYP <sup>†</sup>	MAX	UNIT	
	I <sub>OH</sub> = -100 μA		1.65 V to 3.6 V	V <sub>CC</sub> -0.	.2			
	I <sub>OH</sub> = -4 mA		1.65 V	1.2				
VOH  VOL  II  I(hold)  Ioff IOZ ICC  ΔICC	I <sub>OH</sub> = -8 mA		2.3 V	1.7			V	
	I <sub>OH</sub> = -12 mA		2.7 V	2.2			٧	
	10H = -12 111A		3 V	2.4				
	I <sub>OH</sub> = -24 mA		3 V	2.2				
	I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V			0.2		
VOL	$I_{OL} = 4 \text{ mA}$		1.65 V			0.45		
VOL	$I_{OL} = 8 \text{ mA}$		2.3 V			0.7	V	
	$I_{OL} = 12 \text{ mA}$	2.7 V			0.4			
	$I_{OL} = 24 \text{ mA}$		3 V			0.55		
lį	V <sub>I</sub> = 0 to 5.5 V	3.6 V			±5	μΑ		
	V <sub>I</sub> = 0.58 V	1.65 V	25			ļ		
	V <sub>I</sub> = 1.07 V		1.05 V	-25				
	V <sub>I</sub> = 0.7 V		2.3 V	45				
II(hold)	V <sub>I</sub> = 1.7 V	2.5 V	-45			μΑ		
	V <sub>I</sub> = 0.8 V		3 V	75				
	V <sub>I</sub> = 2 V			-75				
	$V_{\parallel} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$		3.6 V			±500		
l <sub>off</sub>	$V_I$ or $V_O = 5.5 V$		0			±10	μΑ	
loz	$V_0 = 0 \text{ to } 5.5 \text{ V}$		3.6 V			±10	μΑ	
	$V_I = V_{CC}$ or GND	I <sub>O</sub> = 0	3.6 V			20		
'CC	$3.6 \text{ V} \le \text{V}_1 \le 5.5 \text{ V}$	10 = 0	3.0 V			20	μΑ	
ΔlCC	One input at V <sub>CC</sub> – 0.6 V,	Other inputs at V <sub>CC</sub> or GND	2.7 V to 3.6 V			500	μΑ	
C <sub>i</sub>	$V_I = V_{CC}$ or GND		3.3 V		5		pF	
Co	$V_O = V_{CC}$ or GND		3.3 V		6.5		pF	

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

		V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>W</sub>	Pulse duration, LE high	¶		¶		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before LE↓	¶		¶		1.7		1.7		ns
th	Hold time, data after LE↓	¶		¶		1.2		1.2		ns

 $<sup>\</sup>P$  This information was not available at the time of publication.



<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. ‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

<sup>§</sup> This applies in the disabled state only.

### switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		$V_{CC} = 1.8 \text{ V} \atop \pm 0.15 \text{ V}$ $V_{CC} = 2.5 \text{ V} \atop \pm 0.2 \text{ V}$ $V_{CC} = 2.7 \text{ V}$ $V_{CC} = 3.3 \text{ V} \atop \pm 0.3 \text{ V}$		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
	(INFOT)	(001F01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX			
<b>.</b>	D	Q	†	†	†	†		4.9	1.6	4.2	ns		
<sup>t</sup> pd	LE	Q	†	†	†	†		5.3	2.1	4.6	115		
t <sub>en</sub>	ŌĒ	Q	†	†	†	†		5.7	1.3	4.7	ns		
t <sub>dis</sub>	ŌĒ	Q	t	†	†	†		6.3	2.5	5.9	ns		


<sup>†</sup> This information was not available at the time of publication.

### operating characteristics, T<sub>A</sub> = 25°C

PARAMETER			TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V	UNIT
<u> </u>	Power dissipation capacitance	Outputs enabled	f 40 MI I-	†	†	39	pF
C <sub>pd</sub>	per latch	Outputs disabled	f = 10 MHz	†	†	6	рг

<sup>†</sup> This information was not available at the time of publication.

### PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$




NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq$  2 ns,  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpl H and tpHI are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



## PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f \leq$  2 ns,  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

# PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.7 V AND 3.3 V $\pm$ 0.3 V



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \ \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated