SCAS582G - NOVEMBER 1996 - REVISED JUNE 1999

48 10E

47 1 1A1

46 🛛 1A2

45 GND

44 🛮 1A3

25 20E

DGG OR DL PACKAGE

(TOP VIEW)

1DIR L

1B1 **2**

1B2 🛮 3

GND 4

1B3 🛮 5

2DIR | 24

- Member of the Texas Instruments
 Widebus™ Family
- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- All Outputs Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

NOTE: For order entry:

The DGG package is abbreviated to G.

For tape and reel:

The DGGR package is abbreviated to GR, and the DLR package is abbreviated to LR.

description

This 16-bit (dual-octal) noninverting bus transceiver is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74LVCHR16245A is designed for asynchronous communication between data buses. The control-function implementation minimizes external-timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can disable the device so that the buses are effectively isolated.

All outputs, which are designed to sink up to 12 mA, include equivalent 26- Ω series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.



1B4 **□** 6 43 🛮 1A4 42 V_{CC} V_{CC} 47 1B5 📙 8 41 1 1A5 40 1 1A6 1B6 🛮 9 39 GND GND 10 1B7 **∏** 38 🛮 1A7 11 37 L 1A8 1B8 II 12 36 2A1 2B1 🛛 13 35 2A2 2B2 14 GND II 15 34 II GND 33 D 2A3 2B3 16 2B4 🛮 17 32 2A4 31 V_{CC} V_{CC} **□** 18 2B5 | 19 30 1 2A5 2B6 20 29 2A6 GND 21 28 GND 27 2A7 2B7 22 2B8 **2**3 26 2A8

Copyright $\ensuremath{\texttt{@}}$ 1999, Texas Instruments Incorporated

description (continued)

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.


Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVCHR16245A is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each 8-bit section)

INP	UTS	OPERATION
OE	DIR	OPERATION
L L		B data to A bus
L	Н	A data to B bus
Н	X	Isolation


logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 6.5 V
Input voltage range, V _I (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	. –0.5 V to V_{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): DGG package	89°C/W
DL package	97°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The value of V_{CC} is provided in the recommended operating conditions table.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

SN74LVCHR16245A **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCAS582G - NOVEMBER 1996 - REVISED JUNE 1999

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT		
VCC	Supply voltage	Operating	1.65	3.6	V		
	Supply voltage	Data retention only	1.5		V		
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V _{CC}				
VIН	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V		
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2				
		V _{CC} = 1.65 V to 1.95 V		0.35 × V _{CC}			
VIL	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V		0.7	V		
		V _{CC} = 2.7 V to 3.6 V		0.8			
٧ı	Input voltage	·	0	5.5	V		
v _O	Output voltage	High or low state	0	VCC	\ /		
		3-state	0	5.5	V		
	High-level output current	V _{CC} = 1.65 V		-2			
1		V _{CC} = 2.3 V		-4			
ЮН		V _{CC} = 2.7 V		-8	mA		
		V _{CC} = 3 V		-12			
	Low-level output current	V _{CC} = 1.65 V		2			
lOL		V _{CC} = 2.3 V		4	mA		
		V _{CC} = 2.7 V		8			
		V _{CC} = 3 V		12			
Δt/Δν	Input transition rise or fall rate			10	ns/V		
T _A	Operating free-air temperature			85	°C		
	All concerns a constant in prostant of the order since according						

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER			Vcc	MIN	TYP [†]	MAX	UNIT	
		I _{OH} = -100 μA	ıA		V _{CC} -0.	.2			
		I _{OH} = -2 mA	1.65 V	1.2					
				2.3 V	1.7				
Vон		I _{OH} = -4 mA	2.7 V	2.2			V		
		I _{OH} = -6 mA	3 V	2.4					
		I _{OH} = -8 mA		2.7 V	2				
		I _{OH} = -12 mA	3 V	2					
		I _{OL} = 100 μA		1.65 V to 3.6 V			0.2		
		$I_{OL} = 2 \text{ mA}$		1.65 V			0.45		
		I _{OL} = 4 mA		2.3 V			0.7		
VOL		IOL = 4 IIIA		2.7 V			0.4	V	
		I _{OL} = 6 mA	3 V			0.55			
	I _{OL} = 8 mA	2.7 V			0.6				
		I _{OL} = 12 mA		3 V			0.8		
Ц	Control inputs	$V_{I} = 0 \text{ to } 5.5 \text{ V}$		3.6 V			±5	μΑ	
		V _I = 0.58 V	1.65 V	‡					
		V _I = 1.07 V		‡					
		V _I = 0.7 V		2.3 V	45			μΑ	
I _{I(hold)}	A or B ports	V _I = 1.7 V	2.5 V	-45					
		$V_{I} = 0.8 \text{ V}$ $V_{I} = 2 \text{ V}$		3 V	75				
					-75				
		V _I = 0 to 3.6 V§	36 V			±500			
l _{off}		V_I or $V_O = 5.5 V$		0			±10	μΑ	
loz¶		$V_{O} = 0 \text{ to } 5.5 \text{ V}$	V 3.6 V ±10		±10	μΑ			
loo		$V_I = V_{CC}$ or GND,		3.6 V	20				
Icc		$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{\text{\#}}$	IO = 0	3.0 V			20	μΑ	
∆lcc	One input at $V_{CC} = 0.6 \text{ V}$, Other inputs at V_{CC} or GNI		Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μΑ	
Ci	Control inputs	$V_I = V_{CC}$ or GND		3.3 V		3		pF	
C _{io}	A or B ports	$V_O = V_{CC}$ or GND		3.3 V		12		pF	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INFOT)	(0011 01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A or B	B or A	‡	‡	‡	‡		5.7	1.5	4.8	ns
t _{en}	ŌĒ	A or B	‡	‡	‡	‡		7.9	1.5	6.3	ns
t _{dis}	ŌĒ	A or B	‡	‡	‡	‡		8.3	2.2	7.4	ns

[‡] This information was not available at the time of publication.



[‡] This information was not available at the time of publication.

[§] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

[¶] For I/O ports, the parameter IOZ includes the input leakage current, but not I_I(hold).

[#] This applies in the disabled state only.

SN74LVCHR16245A **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCAS582G - NOVEMBER 1996 - REVISED JUNE 1999


operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT
			CONDITIONS	TYP	TYP	TYP	0
Cpd	Power dissipation capacitance	Outputs enabled	f = 10 MHz	†	†	39	pF
Сра	per transceiver	Outputs disabled	1 = 10 MH2	†	†	4	

[†] This information was not available at the time of publication.



PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2 ns, $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2$ ns. $t_f \leq 2$ ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 0 MHz, $Z_O = 50 \Omega$, $t_f \leq 2.5$ ns. $t_f \leq 2.5$ ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLZ and tpHZ are the same as tdis.
 - F. tpZL and tpZH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated