## SN74LVCR162245 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES047E – AUGUST 1995 – REVISED SEPTEMBER 2003

DGG OR DL PACKAGE Member of the Texas Instruments (TOP VIEW) Widebus<sup>™</sup> Family Operates From 2.7 V to 3.6 V 48 1 1 OE 1DIR Inputs Accept Voltages to 5.5 V 1B1 2 47 🛿 1A1 Max t<sub>pd</sub> of 8.5 ns at 3.3 V 1B2 3 46 🛛 1A2 GND **1**4 45 🛛 GND Typical V<sub>OLP</sub> (Output Ground Bounce) 1B3 🛛 5 44 🛛 1A3 <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> =  $25^{\circ}$ C 43 🛛 1A4 1B4**1**6 Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) 42 VCC  $V_{\rm CC}$ >2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C 1B5 🛛 8 41 👖 1A5 Bus Hold on Data Inputs Eliminates the 1B6 🛛 9 40 🛛 1A6 Need for External Pullup/Pulldown GND 110 39 🛛 GND Resistors 1B7 **1**11 38 🛛 1A7 • All Outputs Have Equivalent 26-Ω Series 37 1 1A8 1B8 112 **Resistors, So No External Resistors Are** 2B1 1113 36 🛛 2A1 Required 35 **1** 2A2 2B2 114 GND 15 34 🛛 GND Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17 2B3 **[**16 33 🛛 2A3 32 🛛 2A4 2B4 17 • ESD Protection Exceeds JESD 22 31 🛛 V<sub>CC</sub> V<sub>CC</sub> [] 18 - 2000-V Human-Body Model (A114-A) 2B5 19 30 🛛 2A5 - 200-V Machine Model (A115-A) 2B6 <sup>[]</sup>20 29 🛛 2A6 GND 21 28 GND description/ordering information 2B7 **1**22 27 🛛 2A7 This 16-bit (dual-octal) noninverting bus 2B8 123 26 **1** 2A8 transceiver is designed for 2.7-V to 3.6-V  $V_{CC}$ 2DIR 124 25 1 2<u>0E</u> operation.

The SN74LVCR162245 is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses effectively are isolated.

All outputs, which are designed to sink up to 12 mA, include 26- $\Omega$  resistors to reduce overshoot and undershoot.

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SSOP - DL	Tube	SN74LVCR162245DL	LVCR162245
–40°C to 85°C	330F - DL	Tape and reel	SN74LVCR162245DLR	LVGR102245
	TSSOP – DGG	Tape and reel	SN74LVCR162245DGGR	LVCR162245
	VFBGA – GQL	Tape and reel	SN74LVCR162245KR	LEP245
	VFBGA – ZQL (Pb-free)	Tape and teel	74LVCR162245ZQLR	LLFZ40

#### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



## description/ordering information (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended. The bus-hold circuitry is part of the input circuit and is not disabled by  $\overline{OE}$  or DIR.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### GQL OR ZQL PACKAGE (TOP VIEW)



Α	
в	000000
С	000000
D	000000
Е	00 00
F	00 00
G	000000
н	000000
J	000000
κ	000000

### terminal assignments

	1	2	3	4	5	6
A	1DIR	NC	NC	NC	NC	1 <mark>0</mark> E
в	1B2	1B1	GND	GND	1A1	1A2
С	1B4	1B3	VCC	VCC	1A3	1A4
D	1B6	1B5	GND	GND	1A5	1A6
Е	1B8	1B7			1A7	1A8
F	2B1	2B2			2A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
н	2B5	2B6	VCC	VCC	2A6	2A5
J	2B7	2B8	GND	GND	2A8	2A7
κ	2DIR	NC	NC	NC	NC	2 <mark>0E</mark>


NC - No internal connection

FUNCTION TABLE (each 8-bit section)


(11111111)					
INPUTS		OPERATION			
OE	DIR	OPERATION			
L	L	B data to A bus			
L	н	A data to B bus			
н	Х	Isolation			



## logic diagram (positive logic)



**To Seven Other Channels** 



Pin numbers shown are for the DGG and DL packages.



# SN74LVCR162245 **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES047E - AUGUST 1995 - REVISED SEPTEMBER 2003

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	-0.5 V to 4.6 V
Input voltage range, $V_l$ : Except I/O ports (see Note 1)	
I/O ports (see Notes 1 and 2)	–0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range, V <sub>O</sub> (see Notes 1 and 2)	–0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3): DGG package	
DL package	
GQL/ZQL package	42°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51-7.

## recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	V
VIH	High-level input voltage	$V_{CC}$ = 2.7 V to 3.6 V	2		V
VIL	Low-level input voltage	$V_{CC}$ = 2.7 V to 3.6 V		0.8	V
VI	Input voltage			VCC	V
VO	Output voltage		0	VCC	V
	High-level output current	$V_{CC} = 2.7 V$		-8	mA
ЮН	V <sub>CC</sub> = 3 V			-12	IIIA
	Low-level output current	$V_{CC} = 2.7 V$		8	mA
IOL	Low-level output current	V <sub>CC</sub> = 3 V		12	mA
$\Delta t/\Delta V$	Input transition rise or fall rate			10	ns/V
T <sub>A</sub>	Operating free-air temperature			85	°C

NOTE 4: All unused inputs of the device must be held at the associated V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



# SN74LVCR162245 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES047E - AUGUST 1995 - REVISED SEPTEMBER 2003

PAF	RAMETER	TEST C	ONDITIONS	Vcc†	MIN	TYP‡	MAX	UNIT	
		I <sub>OH</sub> = -100 μA		MIN to MAX	V <sub>CC</sub> -0.2	2			
		I <sub>OH</sub> = -4 mA,	V <sub>IH</sub> = 2 V	2.7 V	2.2			V	
Vон		I <sub>OH</sub> = -8 mA,	V <sub>IH</sub> = 2 V	2.7 V	2				
		I <sub>OH</sub> = –6 mA,	V <sub>IH</sub> = 2 V	3 V	2.4				
		I <sub>OH</sub> = -12 mA,	V <sub>IH</sub> = 2 V	3 V	2				
		I <sub>OL</sub> = 100 μA		MIN to MAX			0.2		
		I <sub>OL</sub> = 4 mA,	V <sub>IL</sub> = 0.8 V	2.7 V			0.4	V	
VOL		I <sub>OL</sub> = 8 mA,	V <sub>IL</sub> = 0.8 V	2.7 V			0.6		
		I <sub>OL</sub> = 6 mA,	V <sub>IL</sub> = 0.8 V	3 V			0.55		
		I <sub>OL</sub> = 12 mA,	V <sub>IL</sub> = 0.8 V	3 V			0.8		
lj		$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ	
		V <sub>I</sub> = 0.8 V		3 V	75				
ll(hold)		V <sub>I</sub> = 2 V		3 V	-75			μA	
. ,		V <sub>I</sub> = 0 to 3.6 V		3.6 V			±500	μΑ	
loz§		$V_{O} = 0 V \text{ or } (V_{CC} \text{ to } 5.5 V)$		3.6 V			±10	μΑ	
lcc		V <sub>I</sub> = V <sub>CC</sub> or GND		2.634			20	A	
		$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{\text{I}}$	$I_{O} = 0$	3.6 V			20	0 <sup>μΑ</sup>	
∆ICC		One input at V <sub>CC</sub> – 0.6 V,	Other inputs at V <sub>CC</sub> or GND	2.7 V to 3.6 V			500	μΑ	
Ci	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND		3.3 V		2.5		pF	
C <sub>io</sub>	A or B ports	V <sub>O</sub> = V <sub>CC</sub> or GND		3.3 V		3.5		pF	

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> =  $25^{\circ}$ C.

§ For the total leakage current in an I/O port, please consult the  $I_{I(hold)}$  specification for the input voltage condition  $0 \vee V_I \vee V_{CC}$ , and the  $I_{OZ}$  specification for the input voltage conditions  $V_I = 0 \vee or V_I = V_{CC}$  to 5.5 V. The bus-hold current, at input voltage greater than  $V_{CC}$ , is negligible. This applies in the disabled state only.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = ± 0.	3.3 V 3 V	V <sub>CC</sub> =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	
<sup>t</sup> pd	A or B	B or A	1.5	7.5	1.5	8.5	ns
ten	OE	A or B	1.5	9	1.5	10	ns
<sup>t</sup> dis	OE	A or B	1.5	7.5	1.5	8.5	ns


## operating characteristics, V\_CC = 3.3 V, T\_A = 25 $^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT	
	Rower dissinction expectations per transposiver	Outputs enabled	C <sub>I</sub> = 50 pF, f = 10 MHz	20	nF
C <sub>pd</sub> Power dissipation capacitance per transceiver		Outputs disabled	$C_{L} = 50 \text{ pr},  I = 10 \text{ MHz}$	2	рг



# SN74LVCR162245 **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCES047E - AUGUST 1995 - REVISED SEPTEMBER 2003



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 1. Load Circuit and Voltage Waveforms



ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY




- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. MicroStar Junior™ BGA configuration.
  - D. Falls within JEDEC MO-225 variation BA.
  - E. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).

MicroStar Junior is a trademark of Texas Instruments.



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. MicroStar Junior™ BGA configuration.
  - D. Falls within JEDEC MO-225 variation BA.
  - E. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.

MicroStar Junior is a trademark of Texas Instruments.



# **MECHANICAL DATA**

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

#### PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN

DL (R-PDSO-G\*\*)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118



# **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

### DGG (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated