#### SN54LVT16240, SN74LVT16240 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCB5717 - APRIL 2000

<ul> <li>Members of the Texas Instruments Widebus<sup>™</sup> Family</li> </ul>	SN54LVT16240 WD PACKAGE SN74LVT16240 DGG OR DL PACKAGE (TOP VIEW)
<ul> <li>State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation</li> </ul>	10E [1 48] 20E 1Y1 [2 47] 1A1 1Y2 [3 46] 1A2
<ul> <li>Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)</li> </ul>	GND [] 4 45 ] GND 1Y3 [] 5 44 ] 1A3 1Y4 [] 6 43 ] 1A4
<ul> <li>Support Unregulated Battery Operation Down to 2.7 V</li> </ul>	V <sub>CC</sub> [] 7 42 ] V <sub>CC</sub> 2Y1 [] 8 41 ] 2A1
<ul> <li>Typical V<sub>OLP</sub> (Output Ground Bounce)</li> <li>&lt;0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C</li> </ul>	2Y2 [] 9 40 [] 2A2 GND [] 10 39 [] GND
<ul> <li>I<sub>off</sub> and Power-Up 3-State Support Hot Insertion</li> </ul>	2Y3 [] 11 38 [] 2A3 2Y4 [] 12 37 [] 2A4
<ul> <li>Distributed V<sub>CC</sub> and GND Pins Minimize High-Speed Switching Noise</li> </ul>	3Y1 [] 13 36 [] 3A1 3Y2 [] 14 35 [] 3A2
<ul> <li>Flow-Through Architecture Optimizes PCB Layout</li> </ul>	GND [] 15 34 [] GND 3Y3 [] 16 33 [] 3A3 3Y4 [] 17 32 [] 3A4
<ul> <li>Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II</li> </ul>	V <sub>CC</sub> [ 18 31 ] V <sub>CC</sub> 4Y1 [ 19 30 ] 4A1
<ul> <li>ESD Protection Exceeds JESD 22</li> <li>– 2000-V Human-Body Model (A114-A)</li> </ul>	4Y2   20 29   4A2 GND   21 28   GND
<ul> <li>200-V Machine Model (A115-A)</li> <li>1000-V Charged-Device Model (C101)</li> </ul>	4Y3 [ 22 27 ] 4A3 4 <u>Y4 [</u> 23 26 ] 4 <u>A4</u>

description

The 'LVT16240 devices are 16-bit buffers and line drivers designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. The devices provide inverting outputs and symmetrical active-low output-enable ( $\overline{OE}$ ) inputs.

When V<sub>CC</sub> is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink

Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated

25 30E

24

### SN54LVT16240, SN74LVT16240 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS717 - APRIL 2000

### description (continued)

These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVT16240 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVT16240 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each 4-bit buffer)									
INPUTS OUTPUT									
OE	Α	Y							
L	Н	L							
L	L	н							
Н	Х	Z							


### logic symbol<sup>†</sup>

1 <mark>0E</mark>	1	EN1				
2 <mark>0E</mark>	48	EN2				
3 <mark>0E</mark>	25	EN3				
	24					
4 <mark>0E</mark>	IS	EN4				
	47		4		2	43/4
1A1	46	┣───	1	1 ▽	3	1Y1
1A2	44	<b> </b>			5	1Y2
1A3	43	<b> </b>			6	1Y3
1 <b>A</b> 4	41				8	1Y4
2A1			1	2 ▽	<u> </u>	2Y1
2A2	40	-			9	2Y2
2A3	38				11	2Y3
2A4	37				12	2Y4
3A1	36	<u> </u>	1	3 ▽	13	3Y1
	35		1	3 V	14	
3A2	33	<b> </b>			16	3Y2
3A3	32	<b> </b>			17	3Y3
3A4	30				19	3Y4
4A1			1	4 ▽	<u> </u>	4Y1
4A2	29	-			20	4Y2
4A3	27				22	4Y3
4A4	26				23	4Y4
					l	

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



### logic diagram (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high-impedance	
or power-off state, V <sub>O</sub> (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, V <sub>O</sub> (see Note 1)	–0.5 V to V <sub>CC</sub> + 0.5 V
Current into any output in the low state, I <sub>O</sub> : SN54LVT16240	96 mA
SN74LVT16240	128 mA
Current into any output in the high state, IO (see Note 2): SN54LVT16240	48 mA
SN74LVT16240	64 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0)	
Package thermal impedance, $\theta_{JA}$ (see Note 3): DGG package	
DL package	
Storage temperature range, T <sub>stg</sub>	

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
  - 3. The package thermal impedance is calculated in accordance with JESD 51.



# SN54LVT16240, SN74LVT16240 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS717 – APRIL 2000

### recommended operating conditions (see Note 4)

			SN54LVT	16240	SN74LVT	16240	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	2.7	3.6	2.7	3.6	V	
VIH	High-level input voltage	2	W	2		V	
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		5.5		5.5	V	
ЮН	High-level output current		6	-24		-32	mA
IOL	Low-level output current		201	48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate Outputs enabled		20	10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate	<b>Q</b> 200		200		μs/V	
ТА	Operating free-air temperature	-55	125	-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



## SN54LVT16240, SN74LVT16240 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS717 - APRIL 2000

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			54LVT16	240	SN7	4LVT16	240				
PAR	CAMETER	TEST CO	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT				
VIK		V <sub>CC</sub> = 2.7 V,	lj = -18 mA			-1.2			-1.2	V			
V <sub>CC</sub> =		V <sub>CC</sub> = 2.7 V to 3.6 V,	I <sub>OH</sub> = −100 μA	V <sub>CC</sub> -0	.2		V <sub>CC</sub> -0.	2					
Varia		V <sub>CC</sub> = 2.7 V,	I <sub>OH</sub> = -8 mA	2.4			2.4			v			
VOH		V <sub>CC</sub> = 3 V	I <sub>OH</sub> = -24 mA	2						v			
		VCC = 3 V	I <sub>OH</sub> = -32 mA				2						
		V <sub>CC</sub> = 2.7 V	I <sub>OL</sub> = 100 μA			0.2			0.2				
		$\vee CC = 2.7 \vee$	I <sub>OL</sub> = 24 mA			0.5			0.5				
Ve			I <sub>OL</sub> = 16 mA			0.4			0.4				
VOL		$V_{CC} = 3 V$	I <sub>OL</sub> = 32 mA			0.5		0.5		v			
		VCC = 3 V	I <sub>OL</sub> = 48 mA			0.55							
	-		I <sub>OL</sub> = 64 mA						0.55				
		V <sub>CC</sub> = 0 or 3.6 V,	V <sub>I</sub> = 5.5 V			10			10	10 ±1 μA			
1.	Control inputs	V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC} \text{ or } GND$			±1			±1				
łı	Dete insula	s V <sub>CC</sub> = 3.6 V	$V_I = V_{CC}$		Ţ.	5 1			1	μΑ			
	Data inputs		$V_{I} = 0$		4	-5			-5				
l <sub>off</sub>		V <sub>CC</sub> = 0,	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$		6				±100	μΑ			
IOZH		V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 3 V		20	5			5	μΑ			
IOZL		V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 0.5 V	0	0	-5			-5	μΑ			
IOZPU		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V <sub>O</sub> = OE = don't care	0.5 V to 3 V,	4		±100*			±100	μA			
IOZPD		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V <sub>O</sub> = OE = don't care	0.5 V to 3 V,			±100*			±100	μΑ			
ICC		V <sub>CC</sub> = 3.6 V,	Outputs high			0.19			0.19				
		$I_{O} = 0,$	Outputs low 5						5	mA			
		$V_I = V_{CC}$ or GND	Outputs disabled			0.19			0.19	9			
		$V_{CC}$ = 3 V to 3.6 V, One input at $V_{CC}$ – 0.6 V, Other inputs at $V_{CC}$ or GND				0.2			0.2	mA			
Ci		V <sub>I</sub> = 3 V or 0			4			4		pF			
Co		V <sub>O</sub> = 3 V or 0		1	9			9		pF			

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

<sup>‡</sup>This is the increase in supply current for each input that is at the specified TTL-voltage level rather than V<sub>CC</sub> or GND.



### SN54LVT16240, SN74LVT16240 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS717 - APRIL 2000

switching characteristics over recommended operating free-air temperature range,  $C_L$  = 50 pF (unless otherwise noted) (see Figure 1)


				SN54LV	T16240			SN7	4LVT16	240				
PARAMETER	FROM (INPUT)	TO (OUTPUT)			V <sub>CC</sub> = 3.3 V ± 0.3 V				V <sub>CC</sub> = 3.3 V ± 0.3 V		V	V <sub>CC</sub> = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	түр†	MAX	MIN	MAX			
<sup>t</sup> PLH	А	V	1	3.6	M	4.1	1	2.2	3.5		4	ns		
<sup>t</sup> PHL	A	I	1	3.6	311	4.1	1	2.7	3.5		4	115		
<sup>t</sup> PZH	OE	V	1	4.2	PE PE	5.1	1	2.6	4		4.9	ns		
tPZL		1	1.1	4.6	7,	4.8	1.2	2.6	4.4		4.6	115		
<sup>t</sup> PHZ	OE	Y	1.9	4.7		5.2	2	3.4	4.5		5	ns		
tPLZ		ſ	1.9	4.4		4.5	2	3.2	4.2		4.2	115		
<sup>t</sup> sk(o)				2					0.5		0.5	ns		

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.



## SN54LVT16240, SN74LVT16240 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS717 - APRIL 2000



### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CI includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms




# **MECHANICAL DATA**

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

#### PLASTIC SMALL-OUTLINE PACKAGE

DL (R-PDSO-G\*\*) 48 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118




# **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

### DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated