SCBS152E – MAY 1992 – REVISED JULY 1995

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Support Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic (JT) DIPs


description


These octal bus transceivers and registers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVT2952 consist of two 8-bit back-to-back registers that store data flowing in both directions between two bidirectional buses. Data on the A or B bus is stored in the registers on the low-to-high

SN74LVT2952 DB, DW, OR PW PACKAGE (TOP VIEW)										
В8 [В7 [1 2	24 23	V _{CC} A8							
B6 [3	22	A7							
B5 L	4	21	A6							
B4 [B3 [5 6	20 19	A5 A4							
B2 [7	18	A3							
B1 [8	17	A2							
OEAB	9	16	A1							
CLKAB	10	15	OEBA							
CLKENAB	11	14	CLKBA							
GND [12	13	CLKENBA							

SN54LVT2952 . . . JT PACKAGE





NC - No internal connection

transition of the clock (CLKAB or CLKBA) input provided that the clock-enable (CLKENAB or CLKENBA) input is low. Taking the output-enable (OEAB or OEBA) input low accesses the data on either port.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT2952 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT2952 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LVT2952 is characterized for operation from -40° C to 85° C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1995, Texas Instruments Incorporated


SCBS152E - MAY 1992 - REVISED JULY 1995

	FUNCTION TABLE [†]										
	INPUTS										
CLKENAB	CLKAB	OEAB	Α	В							
Н	Х	L	Х	в ₀ ‡							
Х	H or L	L	Х	в ₀ ‡ в ₀ ‡							
L	\uparrow	L	L	L							
L	\uparrow	L	Н	н							
Х	Х	н	Х	Z							

[†] A-to-B data flow is shown; B-to-A data flow is similar but uses CLKENBA, CLKBA, and OEBA.

[‡]Level of B before the indicated steady-state input conditions were established


logic symbol§




§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, and PW packages.



SCBS152E - MAY 1992 - REVISED JULY 1995





Pin numbers shown are for the DB, DW, JT, and PW packages.

To Seven Other Channels



SCBS152E - MAY 1992 - REVISED JULY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	
Current into any output in the low state, I _O : SN54LVT2952	
SN74LVT2952	128 mA
Current into any output in the high state, I _O (see Note 2): SN54LVT2952	48 mA
SN74LVT2952	64 mA
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DB package	0.65 W
DW package	
PW package	0.7 W
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

recommended operating conditions (see Note 4)

							UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2	ΈW	2		V
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage			5.5		5.5	V
ЮН	High-level output current		$\langle C \rangle$	-24		-32	mA
IOL	Low-level output current		20	48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	8	10		10	ns/V
Т _А	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCBS152E - MAY 1992 - REVISED JULY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	-	TEST CONDITIONS				52	SN	74LVT29	52		
	'	EST CONDITIONS		MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT	
VIK	V _{CC} = 2.7 V,	lj = -18 mA				-1.2			-1.2	V	
	$V_{CC} = MIN \text{ to } MAX^{\ddagger},$	I _{OH} = -100 μA		V _{CC} -0).2		V _{CC} -0).2			
Ver	V _{CC} = 2.7 V,	I _{OH} = - 8 mA		2.4			2.4			V	
VOH	$V_{CC} = 3 V$	I _{OH} = – 24 mA		2						v	
	VCC = 3 V	$I_{OH} = -32 \text{ mA}$					2				
	V _{CC} = 2.7 V	I _{OL} = 100 μA				0.2			0.2		
	VCC = 2.7 V	I _{OL} = 24 mA				0.5			0.5		
VOL		I _{OL} = 16 mA				0.4			0.4	V	
VOL	$V_{CC} = 3 V$	I _{OL} = 32 mA				0.5			0.5	v	
		I _{OL} = 48 mA				0.55					
		I _{OL} = 64 mA		ĬEI,							
	V _{CC} = 3.6 V,	$V_I = V_{CC} \text{ or } GND$	GND Control inputs		Ē	±1			±1		
V _{CC} = 0 or MAX	$V_{CC} = 0$ or MAX [‡] ,	V _I = 5.5 V	Control inputs	2 10		10		10			
	V _{CC} = 3.6 V	VI = 5.5 V			S)	20			20	μΑ	
		$V_I = V_{CC}$	A or B ports§		ĨQ	5			5		
		$V_{I} = 0$		2	, ,	-10			-10		
I _{off}	$V_{CC} = 0,$	V_{I} or $V_{O} = 0$ to 4.5	5 V						±100	μΑ	
ha . i.v	V _{CC} = 3 V	V _I = 0.8 V	A or B ports	75			75			μA	
ll(hold)	VCC = 3 V	V _I = 2 V		-75			-75			μΛ	
IOZH	V _{CC} = 3.6 V,	V _O = 3 V				1			1	μΑ	
IOZL	V _{CC} = 3.6 V,	$V_{O} = 0.5 V$				-1			-1	μΑ	
	N 26V		Outputs high		0.13	0.19		0.13	0.19		
	$V_{CC} = 3.6 V,$ $V_{I} = V_{CC} \text{ or GND}$	I _O = 0,	Outputs low		8.8	12		8.8	12	mA	
		Outputs disabled		0.13	0.19		0.13	0.19			
$\Delta I_{CC}\P$	$V_{CC} = 3 V \text{ to } 3.6 V,$ Other inputs at $V_{CC} o$	One input at V _{CC} or GND	– 0.6 V,			0.2			0.2	mA	
Ci	V _I = 3 V or 0				4.5			4.5		pF	
Cio	V _O = 3 V or 0				11.5			11.5		pF	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $\$ Unused terminals at V_CC or GND

I This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS152E - MAY 1992 - REVISED JULY 1995

timing requirement over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		SN54LVT2952										
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock frequency	_						150		150	MHz	
t _w Pulse duration	Dulas duration	CLK high			M		3.3		3.3		ns	
		CLK low			M.		3.3		3.3			
	Setup time, A or B before CLK1	Data high	2.6		2.9		2.5		2.8			
		Data low	2.6	6	3.1		2.5		3			
t _{su}		Data high	0.9	20	0.8		0.9		0.8		ns	
	Setup time, CE before CLK↑	Data low	2.5	20	2.7		2.4		2.7			
+.	Hold time, A or B after CLK [↑]		1.5	Q	0.7		1.5		0.7		20	
th Hold time, CE after CLK↑			2.6		2.6		2.5		2.6		ns	


switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

			SN54LVT2952									
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	түр†	MAX	MIN	MAX	
f _{max}					M		150			150		MHz
^t PLH	CLKBA or	A or B	1.3	6.4	2.7	7.4	1.3	3.6	6.1	2.7	7.1	ns
^t PHL	CLKAB	AUB	1.8	6.1	2.7	7	1.8	3.7	6	2.7	6.9	115
^t PZH	OEBA or	A or B	1	6.3	2.6	7.3	1	3.2	5.6	2.6	6.7	ns
^t PZL	OEAB	AUB	1.1	6.6	2.9	8.2	1.2	3.2	6.5	2.9	8	115
^t PHZ	OEBA or	A or B	1	27	2.7	7.6	1	4.1	6.3	2.7	6.9	ns
^t PLZ	OEAB	AUB	1.6	Q 5.8	1.7	6	1.6	3.3	5.1	1.8	5.3	115

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



SCBS152E - MAY 1992 - REVISED JULY 1995



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated