# SN54LVTH2245, SN74LVTH2245 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS707E - SEPTEMBER 1997 - REVISED OCTOBER 2003


- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- B-Port Outputs Have Equivalent 22-Ω
   Series Resistors, So No External Resistors
   Are Required
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

#### description/ordering information


These octal bus transceivers are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices are designed for asynchronous communication between data buses. They transmit data from the A bus to the B bus or from

SN54LVTH2245 . . . J OR W PACKAGE SN74LVTH2245 . . . DB, DGV, DW, NS, OR PW PACKAGE (TOP VIEW)



# SN54LVTH2245 . . . FK PACKAGE (TOP VIEW)



the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable  $(\overline{OE})$  input can be used to disable the devices so the buses are effectively isolated.

#### ORDERING INFORMATION

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	0010 PW	Tube	SN74LVTH2245DW	1)/T1/00/45		
	SOIC - DW	Tape and reel	SN74LVTH2245DWR	LVTH2245		
	SOP - NS	Tape and reel	SN74LVTH2245NSR	LVTH2245		
–40°C to 85°C	SSOP - DB	Tape and reel	SN74LVTH2245DBR	LK245		
	T000D DW	Tube	SN74LVTH2245PW	11/045		
	TSSOP – PW	Tape and reel	SN74LVTH2245PWR	LK245		
	TVSOP - DGV	Tape and reel	SN74LVTH2245DGVR	LK245		
	CDIP – J	Tube	SNJ54LVTH2245J	SNJ54LVTH2245J		
−55°C to 125°C	CFP – W	Tube	SNJ54LVTH2245W	SNJ54LVTH2245W		
	LCCC – FK	Tube	SNJ54LVTH2245FK	SNJ54LVTH2245FK		

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCBS707E - SEPTEMBER 1997 - REVISED OCTOBER 2003

#### description/ordering information (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

The B-port outputs, which are designed to source or sink up to 12 mA, include equivalent  $22-\Omega$  series resistors to reduce overshoot and undershoot.


When  $V_{CC}$  is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using  $I_{off}$  and power-up 3-state. The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

#### **FUNCTION TABLE**

INP	UTS	0050471011				
OE	DIR	OPERATION				
L	L	B data to A bus				
L	Н	A data to B bus				
Н	X	Isolation				

#### logic diagram (positive logic)





SCBS707E - SEPTEMBER 1997 - REVISED OCTOBER 2003

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		–0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)		0.5 V to 7 V
Voltage range applied to any output in the high-		
or power-off state, V <sub>O</sub> (see Note 1)		0.5 V to 7 V
Voltage range applied to any output in the high		
Current into any output in the low state, Io: SNS		
	74LVTH2245 (A port)	
	ort	
Current into any output in the high state, IO (see	e Note 2): SN54LVTH2245 (A port)	48 mA
	SN74LVTH2245 (A port)	64 mA
	B port	30 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)		
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)		–50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3):	DB package	70°C/W
	DGV package	92°C/W
	DW package	58°C/W
	NS package	60°C/W
	PW package	83°C/W
Storage temperature range, T <sub>stq</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 4)

			SN54LVT	H2245	SN74LVTH2245			
			MIN	MAX	MIN	MAX	UNIT	
Vcc	Supply voltage		2.7	3.6	2.7	3.6	V	
VIH	High-level input voltage		2		2		V	
V <sub>IL</sub>	Low-level input voltage			0.8		0.8	V	
VI	Input voltage			5.5		5.5	V	
	High-level output current	A port	į	-24		-32	^	
Іон		B port	1	-12		-12	mA	
	Law law law and a summer of	A port	25	48		64	4	
lOL	Low-level output current	B port	12			12	mA	
Δt/Δν	Input transition rise or fall rate	Outputs enabled	Q	10		10	ns/V	
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200		200		μs/V	
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## SN54LVTH2245, SN74LVTH2245 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS707E - SEPTEMBER 1997 - REVISED OCTOBER 2003

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED		TEGT CONDITIONS		SN5	SN54LVTH2245			SN74LVTH2245			
PAF	RAMETER	TEST Co	ONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT	
VIK		$V_{CC} = 2.7 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2			-1.2	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	$V_{CC}$ , $V_{CC}$		.2		VCC-0	.2			
	A nort	$V_{CC} = 2.7 \text{ V},$	$I_{OH} = -8 \text{ mA}$	2.4			2.4				
V	A port	Va - 2 V	$I_{OH} = -24 \text{ mA}$	2						V	
VOH		VCC = 3 V	$I_{OH} = -32 \text{ mA}$				2			V	
	D nort	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	$I_{OH} = -100  \mu A$	V <sub>CC</sub> -0	V <sub>CC</sub> -0.2			V <sub>CC</sub> -0.2			
	B port	$V_{CC} = 3 V$ ,	$I_{OH} = -12 \text{ mA}$	2			2				
		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	$I_{OL} = 100  \mu A$			0.2			0.2		
		V <sub>CC</sub> = 2.7 V	$I_{OL} = 24 \text{ mA}$			0.5			0.5		
	A nort		$I_{OL} = 16 \text{ mA}$			0.4			0.4		
V	A port	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	$I_{OL} = 32 \text{ mA}$			0.5			0.5	] ,	
VOL		VCC = 3 V	$I_{OL} = 48 \text{ mA}$			0.55				V	
			$I_{OL} = 64 \text{ mA}$						0.55		
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I <sub>OL</sub> = 100 μA		2	0.2			0.2		
	B port	V <sub>C</sub> C = 3 V,	I <sub>OL</sub> = 12 mA		TI I	0.8			8.0		
	O and the Library to	V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC}$ or GND		Q	±1			±1		
	Control inputs	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V <sub>I</sub> = 5.5 V		C)	10			10	μА	
Ц		V <sub>CC</sub> = 3.6 V	V <sub>I</sub> = 5.5 V	-	20	20			20		
	A or B ports‡		VI = VCC	B	,	1			1		
			V <sub>I</sub> = 0			-5			-5		
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 4.5 $V$						±100	μΑ	
		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	V <sub>I</sub> = 0.8 V	75			75				
I <sub>I(hold)</sub>	A or B ports	VCC = 3 V	V <sub>I</sub> = 2 V	-75			-75			μA	
'I(noid)	/ Or B ports	V <sub>CC</sub> = 3.6 √§,	$V_I = 0$ to 3.6 V						500 -750	μπ	
l <sub>OZPU</sub>		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, $V_{O} = 0$	0.5 V to 3 V,			±100*			±100	μА	
l <sub>OZPD</sub>		$\frac{V_{CC}}{OE} = 1.5 \text{ V to 0, V}_{O} = \frac{V_{CC}}{OE} = \text{don't care}$	0.5 V to 3 V,			±100*			±100	μΑ	
		V <sub>CC</sub> = 3.6 V,	Outputs high			0.19		0.1	0.19		
ICC	$I_{O} = 0$ ,	Outputs low	Ì		5		3	5	mA		
		$V_I = V_{CC}$ or GND	Outputs disabled			0.19		0.1	0.19		
ΔICC¶		$V_{CC} = 3 \text{ V to } 3.6 \text{ V, On}$ Other inputs at $V_{CC}$ or	e input at V <sub>CC</sub> – 0.6 V, GND			0.2			0.2	mA	
Ci		V <sub>I</sub> = 3 V or 0			4			4		pF	
C <sub>io</sub>		V <sub>O</sub> = 3 V or 0			9			9		pF	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.



<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> Unused terminals are at V<sub>CC</sub> or GND.

<sup>§</sup> This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.


<sup>¶</sup> This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.

## switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 50 pF (unless otherwise noted) (see Figure 1)

			,	SN54LV	TH2245		SN74LVTH2245						
PARAMETER	FROM (INPUT)			V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		$V_{CC}$ = 3.3 V $\pm$ 0.3 V		V <sub>CC</sub> = 2.7 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX		
tPLH .	А	В	1	4.6		5.3	1.1	2.9	4.4		5.1	20	
<sup>t</sup> PHL	A	Ь	1	4.6		5.3	1.1	2.6	4.4		5.1	ns	
t <sub>PLH</sub>	В	^	1	3.7	2	4.2	1.1	2.2	3.5		4		
t <sub>PHL</sub>	В	A	1	3.7	13/	4.2	1.1	2	3.5		4	ns	
<sup>t</sup> PZH	<del></del>	ŌĒ	۸	1.2	5.7	178	7.4	1.3	3.1	5.5		7.1	
t <sub>PZL</sub>	OE	А	1.6	5.7	2	6.8	1.7	3.2	5.5		6.5	ns	
<sup>t</sup> PHZ	ŌĒ	А	2	6.2		6.8	2.2	3.6	5.9		6.5	ns	
t <sub>PLZ</sub>		A	2	5.3		5.5	2.2	3.4	5		5.1	115	
<sup>t</sup> PZH	ŌĒ		1.2	6.4		7.6	1.3	3.5	6.2		7.3		
tPZL	OE	В	1.6	6.4		7.5	1.7	3.7	6.2		7.3	ns	
tPHZ	ŌĒ	В	2	6.1		6.8	2.2	3.9	5.9		6.5	20	
tPLZ	OE	В	2	5.7		5.9	2.2	3.7	5.4		5.7	ns	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50~\Omega$ ,  $t_f \leq 2.5~\text{ns}$ ,  $t_f \leq 2.5~\text{ns}$ .
- D. The outputs are measured one at a time with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



#### DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.


D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



#### DW (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **16 PINS SHOWN**



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013

#### **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### DB (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

#### PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated