
SCBS705G - AUGUST 1997 - REVISED OCTOBER 2003


- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion

SN54LVTH646 . . . JT OR W PACKAGE SN74LVTH646 . . . DB, DGV, DW, NS, OR PW PACKAGE (TOP VIEW)



- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

# SN54LVTH646 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

# description/ordering information

These bus transceivers and registers are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

#### **ORDERING INFORMATION**

TA	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	0010 014	Tube	SN74LVTH646DW	1.V.T.1.0.4.0	
	SOIC – DW	Tape and reel	SN74LVTH646DWR	LVTH646	
	SOP - NS	Tape and reel	SN74LVTH646NSR	LVTH646	
-40°C to 85°C	SSOP – DB	Tape and reel	SN74LVTH646DBR	LXH646	
	TSSOP – PW	Tube	SN74LVTH646PW	1 VI IC 4C	
	1550P - PW	Tape and reel	SN74LVTH646PWR	LXH646	
	TVSOP - DGV	Tape and reel	SN74LVTH646DGVR	LXH646	
	CDIP – JT	Tube	SNJ54LVTH646JT	SNJ54LVTH646JT	
–55°C to 125°C	CFP – W	Tube	SNJ54LVTH646W	SNJ54LVTH646W	
	LCCC – FK Tube		SNJ54LVTH646FK	SNJ54LVTH646FK	

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCBS705G - AUGUST 1997 - REVISED OCTOBER 2003

## description/ordering information (continued)

The 'LVTH646 devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVTH646.

Output-enable ( $\overline{OE}$ ) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port can be stored in either register or in both.

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The direction control (DIR) determines which bus receives data when  $\overline{OE}$  is low. In the isolation mode ( $\overline{OE}$  high), A data can be stored in one register and/or B data can be stored in the other register.

When an output function is disabled, the input function is still enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When  $V_{CC}$  is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using  $I_{off}$  and power-up 3-state. The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.


#### **FUNCTION TABLE**

		INP	UTS			DATA	A I/Os	
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	OPERATION OR FUNCTION
Х	Х	1	Χ	Х	Χ	Input	Unspecified <sup>†</sup>	Store A, B unspecified <sup>†</sup>
Х	X	Χ	$\uparrow$	X	Χ	Unspecified <sup>†</sup>	Input	Store B, A unspecified <sup>†</sup>
Н	Х	1	$\uparrow$	Х	Х	Input	Input	Store A and B data
Н	X	H or L	H or L	X	Χ	Input disabled	Input disabled	Isolation, hold storage
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Χ	H or L	Χ	Н	Output	Input	Stored B data to A bus
L	Н	Х	Χ	L	Χ	Input	Output	Real-time A data to B bus
L	Н	H or L	Χ	Н	Χ	Input	Output	Stored A data to B bus

<sup>†</sup> The data-output functions can be enabled or disabled by various signals at  $\overline{\text{OE}}$  and DIR. Data-input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.



SCBS705G - AUGUST 1997 - REVISED OCTOBER 2003




Pin numbers shown are for the DB, DGV, DW, JT, NS, PW, and W packages.

Figure 1. Bus-Management Functions



SCBS705G - AUGUST 1997 - REVISED OCTOBER 2003

# logic diagram (positive logic)



Pin numbers shown are for the DB, DGV, DW, JT, NS, PW, and W packages.

SCBS705G - AUGUST 1997 - REVISED OCTOBER 2003

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>		
Voltage range applied to any output in the high-		
or power-off state, V <sub>O</sub> (see Note 1)		0.5 V to 7 V
Voltage range applied to any output in the high	state, V <sub>O</sub> (see Note 1)	$\dots$ -0.5 V to V <sub>CC</sub> + 0.5 V
Current into any output in the low state, Io: SN	54LVTH646	96 mA
SN	74LVTH646	128 mA
Current into any output in the high state, IO (see	e Note 2): SN54LVTH646	48 mA
	SN74LVTH646	64 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)		–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)		
Package thermal impedance, $\theta_{JA}$ (see Note 3):	DB package	63°C/W
<b>3</b> , <b>1</b>		86°C/W
		46°C/W
		65°C/W
		88°C/W
Storage temperature range, T <sub>sta</sub>	. •	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.

## recommended operating conditions (see Note 4)

			SN54LV	TH646	SN74LV	TH646	LINUT
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2		2		V
V <sub>IL</sub>	Low-level input voltage					8.0	V
VI	Input voltage			5.5		5.5	V
loн	OH High-level output current					-32	mA
lOL	Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS705G - AUGUST 1997 - REVISED OCTOBER 2003

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED		TTOT COUDITIONS			SN54LVTH646			SN74LVTH646				
PAI	RAMETER	TEST CO	ONDITIONS	MIN TYPT MAX			MIN	TYP†	MAX	UNIT		
VIK		$V_{CC} = 2.7 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2			-1.2	V		
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I <sub>OH</sub> = -100 μA	VCC-0	.2		V <sub>CC</sub> -0	.2				
V/		$V_{CC} = 2.7 \text{ V},$	$I_{OH} = -8 \text{ mA}$	2.4			2.4			V		
VOH		V 2 V	$I_{OH} = -24 \text{ mA}$	2						V		
		V <sub>CC</sub> = 3 V	$I_{OH} = -32 \text{ mA}$				2					
		V 07V	I <sub>OL</sub> = 100 μA			0.2			0.2			
		V <sub>CC</sub> = 2.7 V	I <sub>OL</sub> = 24 mA			0.5			0.5			
\/ - ·			I <sub>OL</sub> = 16 mA			0.4			0.4	V		
$V_{OL}$		N 2 V	$I_{OL} = 32 \text{ mA}$			0.5			0.5	V		
		V <sub>CC</sub> = 3 V	I <sub>OL</sub> = 48 mA			0.55						
			I <sub>OL</sub> = 64 mA						0.55			
	Control innuts	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND			±1			±1			
	Control inputs	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V <sub>I</sub> = 5.5 V			10			10			
lį		V <sub>CC</sub> = 3.6 V	V <sub>I</sub> = 5.5 V			20		20	μΑ			
	A or B ports‡		VI = VCC			1			1			
			V <sub>I</sub> = 0			-5			-5			
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 4.5 $V$						±100	μΑ		
		\/ 2\/	V <sub>I</sub> = 0.8 V	75			75					
l <sub>l(hold)</sub>	A or B ports	V <sub>CC</sub> = 3 V	V <sub>I</sub> = 2 V	-75			-75			μΑ		
. ,		$V_{CC} = 3.6 \text{ V}$ ,	$V_{I} = 0 \text{ to } 3.6 \text{ V}$						±500			
IOZPU		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, $V_{O} = \frac{V_{CC}}{OE} = 0$ don't care	0.5 V to 3 V,			±100			±100	μΑ		
IOZPD		$\frac{\text{V}_{\text{C}}\text{C}}{\text{OE}} = 1.5 \text{ V to 0, V}_{\text{O}} = \frac{\text{V}_{\text{C}}}{\text{OE}} = \text{don't care}$	0.5 V to 3 V,			±100			±100	μΑ		
		V <sub>CC</sub> = 3.6 V,	Outputs high			0.19			0.19			
ICC		$I_{O} = 0$ ,	Outputs low			5			5	mA		
		$V_I = V_{CC}$ or GND	Outputs disabled			0.19			0.19			
ΔICC¶		V <sub>CC</sub> = 3 V to 3.6 V, One Other inputs at V <sub>CC</sub> or				0.2			0.2	mA		
Ci		V <sub>I</sub> = 3 V or 0			4			4		pF		
C <sub>io</sub>		V <sub>O</sub> = 3 V or 0			9			9		pF		

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>‡</sup> Unused terminals at V<sub>CC</sub> or GND

<sup>§</sup> This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

This is the increase in supply current for each input that is at the specified TTL voltage level, rather than VCC or GND.

SCBS705G - AUGUST 1997 - REVISED OCTOBER 2003

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

			SN54LVTH646 SN74LVTH646								
			V <sub>CC</sub> =	3.3 V 3 V	VCC =	2.7 V	V <sub>CC</sub> =	3.3 V 3 V	VCC =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	f <sub>clock</sub> Clock frequency			150		150		150		150	MHz
t <sub>W</sub>	Pulse duration, CLK high or low		3.3		3.3		3.3		3.3		ns
	Setup time,		1.3		1.6		1.2		1.5		
<sup>t</sup> su Ao	A or B before CLKAB↑ or CLKBA↑	Data low	1.9		2.6		1.6		2.2		ns
t <sub>h</sub>	Hold time, A or B after CLKAB↑ or CLKBA↑		1.2		1.2		0.8		0.8		ns


# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 2)

		SN54LVTH646				SN74LVTH646							
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V			V <sub>CC</sub> = 2.7 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	TYP <sup>†</sup>	MAX	MIN	MAX		
f <sub>max</sub>			150		150		150			150		MHz	
<sup>t</sup> PLH	CLKBA or	A or D	1	5.3		5.9	1.8	3.1	4.7		5.6	20	
<sup>t</sup> PHL	CLKAB	A or B	1.5	5		5.9	1.8	3.1	4.7		5.6	ns	
<sup>t</sup> PLH	A D	D A	1	4.9		5.6	1.3	2.3	3.5		4.1		
<sup>t</sup> PHL	A or B	B or A	1.2	4.8		5	1.3	2.4	3.5		4.1	ns	
<sup>t</sup> PLH	CDA or CADT	A == D	1	5.3		6.3	1.5	3	4.9		6		
<sup>t</sup> PHL	SBA or SAB‡	A or B	1.3	5.3		6.3	1.5	3.3	4.9		6	ns	
<sup>t</sup> PZH	<u>OE</u>	A D	1	5.4		6.7	1.1	3.1	5.2		6.5		
<sup>t</sup> PZL	OE	A or B	1	5.6		6.7	1.1	3.4	5.2		6.5	ns	
<sup>t</sup> PHZ	ŌĒ	A D	1.7	6.3		6.5	2.3	3.9	5.5		6.1		
tPLZ	OE	A or B	2.2	6.3		6.5	2.3	4	5.5		5.9	ns	
<sup>t</sup> PZH	DID	A or B	1.2	5.6		6.8	1.3	3.4	5.2		6.6	20	
t <sub>PZL</sub>	DIR	A or B	1.2	6.7		6.8	1.3	3.6	5.2		6.6	ns	
<sup>t</sup> PHZ	DIR	A or B	1.1	7.2		8.1	1.5	3.2	5.6		6.7	ns	
<sup>t</sup> PLZ	DIK	A or B	1.4	6.1		6.6	1.5	3.8	5.6		6.3	110	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>&</sup>lt;sup>‡</sup> These parameters are measured with the internal output state of the storage register opposite that of the bus input.

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \,\Omega$ ,  $t_f \leq 2.5 \,$ ns.  $t_f \leq 2.5 \,$ ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.


Figure 2. Load Circuit and Voltage Waveforms



## JT (R-GDIP-T\*\*)

#### 24 LEADS SHOWN

#### **CERAMIC DUAL-IN-LINE**




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB

## W (R-GDFP-F24)

#### **CERAMIC DUAL FLATPACK**



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Falls within MIL-STD-1835 GDFP2-F24 and JEDEC MO-070AD
  - E. Index point is provided on cap for terminal identification only.



#### FK (S-CQCC-N\*\*)

#### **28 TERMINAL SHOWN**

#### **LEADLESS CERAMIC CHIP CARRIER**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



# DGV (R-PDSO-G\*\*)

#### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.


D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



## DW (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **16 PINS SHOWN**



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013

# **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# DB (R-PDSO-G\*\*)

# PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

# PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated