

# SN74VMEH22501

## 8-BIT UNIVERSAL BUS TRANSCEIVER AND TWO 1-BIT BUS TRANSCEIVERS WITH SPLIT LVTTTL PORT, FEEDBACK PATH, AND 3-STATE OUTPUTS

SCES357D – JULY 2001 – REVISED JANUARY 2003

- Member of the Texas Instruments Widebus™ Family
- UBT™ Transceiver Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Modes
- OEC™ Circuitry Improves Signal Integrity and Reduces Electromagnetic Interference (EMI)
- Compliant With VME64, 2eVME, and 2eSST Protocol
- Bus Transceiver Split LVTTTL Port Provides a Feedback Path for Control and Diagnostics Monitoring
- I/O Interfaces Are 5-V Tolerant
- B-Port Outputs (–48 mA/48 mA)
- Y and A-Port Outputs (–12 mA/12 mA)
- I<sub>off</sub>, Power-Up 3-State, and BIAS V<sub>CC</sub> Support Live Insertion
- Bus Hold on 3A-Port Data Inputs
- 26-Ω Equivalent Series Resistor on 3A Ports and Y Outputs
- Flow-Through Architecture Facilitates Printed Circuit Board Layout
- Distributed V<sub>CC</sub> and GND Pins Minimize High-Speed Switching Noise
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

DGG OR DGV PACKAGE  
(TOP VIEW)

1OEBY	1	48	1OEAB
1A	2	47	V <sub>CC</sub>
1Y	3	46	1B
GND	4	45	GND
2A	5	44	BIAS V <sub>CC</sub>
2Y	6	43	2B
V <sub>CC</sub>	7	42	V <sub>CC</sub>
2OEBY	8	41	2OEAB
3A1	9	40	3B1
GND	10	39	GND
LE	11	38	V <sub>CC</sub>
3A2	12	37	3B2
3A3	13	36	3B3
OE	14	35	V <sub>CC</sub>
GND	15	34	GND
3A4	16	33	3B4
CLKBA	17	32	CLKAB
V <sub>CC</sub>	18	31	V <sub>CC</sub>
3A5	19	30	3B5
3A6	20	29	3B6
GND	21	28	GND
3A7	22	27	3B7
3A8	23	26	3B8
DIR	24	25	V <sub>CC</sub>

### description/ordering information

The SN74VMEH22501 8-bit universal bus transceiver has two integral 1-bit three-wire bus transceivers and is designed for 3.3-V V<sub>CC</sub> operation with 5-V tolerant inputs. The UBT™ transceiver allows transparent, latched, and flip-flop modes of data transfer, and the separate LVTTTL input and outputs on the bus transceivers provide a feedback path for control and diagnostics monitoring. This device provides a high-speed interface between cards operating at LVTTTL logic levels and VME64, VME64x, or VME320† backplane topologies.

† VME320 is a patented backplane construction by Arizona Digital, Inc.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Motorola is a trademark of Motorola, Inc.  
OEC, UBT, and Widebus are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2003, Texas Instruments Incorporated

# 8-BIT UNIVERSAL BUS TRANSCEIVER AND TWO 1-BIT BUS TRANSCEIVERS WITH SPLIT LVTTTL PORT, FEEDBACK PATH, AND 3-STATE OUTPUTS

SCES357D – JULY 2001 – REVISED JANUARY 2003

## description (continued)


High-speed backplane operation is a direct result of the improved OEC™ circuitry and high drive that has been designed and tested into the VME64x backplane model. The B-port I/Os are optimized for driving large capacitive loads and include pseudo-ETL input thresholds ( $1/2 V_{CC} \pm 50 \text{ mV}$ ) for increased noise immunity. These specifications support the 2eVME protocols in VME64x (ANSI/VITA 1.1) and 2eSST protocols in VITA 1.5. With proper design of a 21-slot VME system, a designer can achieve 320-Mbyte transfer rates on linear backplanes and, possibly, 1-Gbyte transfer rates on the VME320 backplane.

All inputs and outputs are 5-V tolerant and are compatible with TTL and 5-V CMOS inputs.

Active bus-hold circuitry holds unused or undriven 3A-port inputs at a valid logic state. Bus-hold circuitry is not provided on 1A or 2A inputs, any B-port input, or any control input. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This device is fully specified for live-insertion applications using  $I_{off}$ , power-up 3-state, and BIAS  $V_{CC}$ . The  $I_{off}$  circuitry prevents damaging current to backflow through the device when it is powered off/on. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. The BIAS  $V_{CC}$  circuitry precharges and preconditions the B-port input/output connections, preventing disturbance of active data on the backplane during card insertion or removal, and permits true live-insertion capability.

When  $V_{CC}$  is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, output-enable ( $\overline{OE}$  and  $\overline{OEY}$ ) inputs should be tied to  $V_{CC}$  through a pullup resistor and output-enable ( $\overline{OEAB}$ ) inputs should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the drive capability of the device connected to this input.



## terminal assignments

	1	2	3	4	5	6
A	$\overline{1OEY}$	NC	NC	NC	NC	$\overline{1OEAB}$
B	1Y	1A	GND	GND	$V_{CC}$	1B
C	2Y	2A	$V_{CC}$	$V_{CC}$	BIAS $V_{CC}$	2B
D	3A1	$\overline{2OEY}$	GND	GND	$\overline{2OEAB}$	3B1
E	3A2	LE			$V_{CC}$	3B2
F	3A3	$\overline{OE}$			$V_{CC}$	3B3
G	3A4	CLKBA	GND	GND	CLKAB	3B4
H	3A5	3A6	$V_{CC}$	$V_{CC}$	3B6	3B5
J	3A7	3A8	GND	GND	3B8	3B7
K	DIR	NC	NC	NC	NC	$V_{CC}$

NC – No internal connection

## ORDERING INFORMATION

TA	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 85°C	TSSOP – DGG	Tape and reel	SN74VMEH22501DGGR	VMEH22501
	TVSOP – DGV	Tape and reel	SN74VMEH22501DGVR	VK501
	VFBGA – GQL	Tape and reel	SN74VMEH22501GQLR	VK501

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

**SN74VMEH22501**

**8-BIT UNIVERSAL BUS TRANSCEIVER AND TWO 1-BIT BUS TRANSCEIVERS  
WITH SPLIT LVTTTL PORT, FEEDBACK PATH, AND 3-STATE OUTPUTS**

SCES357D – JULY 2001 – REVISED JANUARY 2003

### functional description

The SN74VMEH22501 is a high-drive ( $\pm 48$  mA), 8-bit UBT transceiver containing D-type latches and D-type flip-flops for data-path operation in transparent, latched, or flip-flop modes. Data transmission is true logic. The device is uniquely partitioned as 8-bit UBT transceivers with two integrated 1-bit three-wire bus transceivers.

### functional description for two 1-bit bus transceivers

The OEAB inputs control the activity of the 1B or 2B port. When OEAB is high, the B-port outputs are active. When OEAB is low, the B-port outputs are disabled.

Separate 1A and 2A inputs and 1Y and 2Y outputs provide a feedback path for control and diagnostics monitoring. The  $\overline{\text{OEBY}}$  inputs control the 1Y or 2Y outputs. When  $\overline{\text{OEBY}}$  is low, the Y outputs are active. When  $\overline{\text{OEBY}}$  is high, the Y outputs are disabled.

The  $\overline{\text{OEBY}}$  and OEAB inputs can be tied together to form a simple direction control where an input high yields A data to B bus and an input low yields B data to Y bus.

**1-BIT BUS TRANSCEIVER FUNCTION TABLE**

INPUTS		OUTPUT	MODE
OEAB	$\overline{\text{OEBY}}$		
L	H	Z	Isolation
H	H	A data to B bus	True driver
L	L	B data to Y bus	
H	L	A data to B bus, B data to Y bus	True driver with feedback path

# 8-BIT UNIVERSAL BUS TRANSCEIVER AND TWO 1-BIT BUS TRANSCEIVERS WITH SPLIT LVTTTL PORT, FEEDBACK PATH, AND 3-STATE OUTPUTS

SCES357D – JULY 2001 – REVISED JANUARY 2003

## functional description for 8-bit UBT transceiver

The 3A and 3B data flow in each direction is controlled by the  $\overline{OE}$  and direction-control (DIR) inputs. When  $\overline{OE}$  is low, all 3A- or 3B-port outputs are active. When  $\overline{OE}$  is high, all 3A- or 3B-port outputs are in the high-impedance state.

FUNCTION TABLE

INPUTS		OUTPUT
$\overline{OE}$	DIR	
H	X	Z
L	H	3A data to 3B bus
L	L	3B data to 3A bus

The UBT transceiver functions are controlled by latch-enable (LE) and clock (CLKAB and CLKBA) inputs. For 3A-to-3B data flow, the UBT operates in the transparent mode when LE is high. When LE is low, the 3A data is latched if CLKAB is held at a high or low logic level. If LE is low, the 3A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB.

The UBT transceiver data flow for 3B to 3A is similar to that of 3A to 3B, but uses CLKBA.

UBT TRANSCEIVER FUNCTION TABLE†

INPUTS				OUTPUT 3B	MODE
$\overline{OE}$	LE	CLKAB	3A		
H	X	X	X	Z	Isolation
L	L	H	X	$B_0^\ddagger$	Latched storage of 3A data
L	L	L	X	$B_0^\S$	
L	H	X	L	L	True transparent
L	H	X	H	H	
L	L	$\uparrow$	L	L	Clocked storage of 3A data
L	L	$\uparrow$	H	H	

† 3A-to-3B data flow is shown; 3B-to-3A data flow is similar, but uses CLKBA.

‡ Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LE went low

§ Output level before the indicated steady-state input conditions were established

The UBT transceiver can replace any of the functions shown in Table 1.


Table 1. SN74VMEH22501 UBT Transceiver Replacement Functions

FUNCTION	8 BIT
Transceiver	'245, '623, '645
Buffer/driver	'241, '244, '541
Latched transceiver	'543
Latch	'373, '573
Registered transceiver	'646, '652
Flip-flop	'374, '574
SN74VMEH22501 UBT transceiver replaces all above functions	

**SN74VMEH22501**  
**8-BIT UNIVERSAL BUS TRANSCEIVER AND TWO 1-BIT BUS TRANSCEIVERS**  
**WITH SPLIT LVTTTL PORT, FEEDBACK PATH, AND 3-STATE OUTPUTS**

SCES357D – JULY 2001 – REVISED JANUARY 2003

logic diagram (positive logic)



Pin numbers shown are for the DGG and DGV packages.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# 8-BIT UNIVERSAL BUS TRANSCEIVER AND TWO 1-BIT BUS TRANSCEIVERS WITH SPLIT LVTTTL PORT, FEEDBACK PATH, AND 3-STATE OUTPUTS

SCES357D – JULY 2001 – REVISED JANUARY 2003

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ and BIAS $V_{CC}$	–0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high-impedance or power-off state, $V_O$ (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or low state, $V_O$ (see Note 1): 3A port or Y output	–0.5 V to $V_{CC} + 0.5$ V
B port	–0.5 V to 4.6 V
Output current in the low state, $I_{OL}$ : 3A port or Y output	50 mA
B port	100 mA
Output current in the high state, $I_{OH}$ : 3A port or Y output	–50 mA
B port	–100 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ): B port	–50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DGG package	70°C/W
DGV package	58°C/W
GQL package	42°C/W
Storage temperature range, $T_{stg}$	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.

## recommended operating conditions (see Notes 3 and 4)

		MIN	TYP	MAX	UNIT
$V_{CC}$ , BIAS $V_{CC}$	Supply voltage	3.15	3.3	3.45	V
$V_I$	Input voltage	Control inputs or A port		$V_{CC}$	V
		B port		$V_{CC}$	
$V_{IH}$	High-level input voltage	Control inputs or A port		2	V
		B port		$0.5 V_{CC} + 50$ mV	
$V_{IL}$	Low-level input voltage	Control inputs or A port		0.8	V
		B port		$0.5 V_{CC} - 50$ mV	
$I_{IK}$	Input clamp current			–18	mA
$I_{OH}$	High-level output current	3A port and Y output		–12	mA
		B port		–48	
$I_{OL}$	Low-level output current	3A port and Y output		12	mA
		B port		48	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	20			μs/V
$T_A$	Operating free-air temperature	0		85	°C

NOTES: 3. All unused control inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.  
4. Proper connection sequence for use of the B-port I/O precharge feature is GND and BIAS  $V_{CC} = 3.3$  V first, I/O second, and  $V_{CC} = 3.3$  V last, because the BIAS  $V_{CC}$  precharge circuitry is disabled when any  $V_{CC}$  pin is connected. The control inputs can be connected anytime, but normally are connected during the I/O stage. If B-port precharge is not required, any connection sequence is acceptable, but generally, GND is connected first.

**SN74VMEH22501**

**8-BIT UNIVERSAL BUS TRANSCEIVER AND TWO 1-BIT BUS TRANSCEIVERS  
WITH SPLIT LVTTTL PORT, FEEDBACK PATH, AND 3-STATE OUTPUTS**

SCES357D – JULY 2001 – REVISED JANUARY 2003

**electrical characteristics over recommended operating free-air temperature range for A and B ports (unless otherwise noted)**

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
$V_{IK}$		$V_{CC} = 3.15\text{ V}$ ,	$I_I = -18\text{ mA}$			-1.2	V
$V_{OH}$	3A port, any B ports, and Y outputs	$V_{CC} = 3.15\text{ V to } 3.45\text{ V}$ ,	$I_{OH} = -100\text{ }\mu\text{A}$	$V_{CC}-0.2$			V
	3A port and Y outputs	$V_{CC} = 3.15\text{ V}$	$I_{OH} = -6\text{ mA}$	2.4			
			$I_{OH} = -12\text{ mA}$	2			
	Any B port	$V_{CC} = 3.15\text{ V}$	$I_{OH} = -24\text{ mA}$	2.4			
			$I_{OH} = -48\text{ mA}$	2			
$V_{OL}$	3A port, any B ports, and Y outputs	$V_{CC} = 3.15\text{ V to } 3.45\text{ V}$ ,	$I_{OL} = 100\text{ }\mu\text{A}$			0.2	V
	3A port and Y outputs	$V_{CC} = 3.15\text{ V}$	$I_{OL} = 6\text{ mA}$			0.55	
			$I_{OL} = 12\text{ mA}$			0.8	
	Any B port	$V_{CC} = 3.15\text{ V}$	$I_{OL} = 24\text{ mA}$			0.4	
			$I_{OL} = 48\text{ mA}$			0.55	
			$I_{OL} = 64\text{ mA}$			0.6	
$I_I$	Control inputs, 1A and 2A	$V_{CC} = 3.45\text{ V}$ ,	$V_I = V_{CC}\text{ or GND}$			$\pm 1$	$\mu\text{A}$
		$V_{CC} = 0\text{ or } 3.45\text{ V}$ ,	$V_I = 5.5\text{ V}$			5	
$I_{OZH}^\ddagger$	3A port, any B port, and Y outputs	$V_{CC} = 3.45\text{ V}$ ,	$V_O = V_{CC}\text{ or } 5.5\text{ V}$			5	$\mu\text{A}$
$I_{OZL}^\ddagger$	3A port and Y outputs	$V_{CC} = 3.45\text{ V}$ ,	$V_O = \text{GND}$			-5	$\mu\text{A}$
	Any B port					-20	
$I_{off}$		$V_{CC} = 0$ , BIAS $V_{CC} = 0$ ,	$V_I\text{ or } V_O = 0\text{ to } 5.5\text{ V}$			$\pm 10$	$\mu\text{A}$
$I_{BHL}^\S$	3A port	$V_{CC} = 3.15\text{ V}$ ,	$V_I = 0.8\text{ V}$	75			$\mu\text{A}$
$I_{BHH}^\P$	3A port	$V_{CC} = 3.15\text{ V}$ ,	$V_I = 2\text{ V}$	-75			$\mu\text{A}$
$I_{BHLO}^\#$	3A port	$V_{CC} = 3.45\text{ V}$ ,	$V_I = 0\text{ to } V_{CC}$	500			$\mu\text{A}$
$I_{BHHO}^\parallel$	3A port	$V_{CC} = 3.45\text{ V}$ ,	$V_I = 0\text{ to } V_{CC}$	-500			$\mu\text{A}$
$I_{OZ(PU/PD)}^\star$		$V_{CC} \leq 1.5\text{ V}$ , $V_O = 0.5\text{ V to } V_{CC}$ , $V_I = \text{GND or } V_{CC}$ , $\overline{OE} = \text{don't care}$				$\pm 10$	$\mu\text{A}$

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For I/O ports, the parameters  $I_{OZH}$  and  $I_{OZL}$  include the input leakage current.

§ The bus-hold circuit can sink at least the minimum low sustaining current at  $V_{IL}\text{ max}$ .  $I_{BHL}$  should be measured after lowering  $V_{IN}$  to GND, then raising it to  $V_{IL}\text{ max}$ .

¶ The bus-hold circuit can source at least the minimum high sustaining current at  $V_{IH}\text{ min}$ .  $I_{BHH}$  should be measured after raising  $V_{IN}$  to  $V_{CC}$ , then lowering it to  $V_{IH}\text{ min}$ .

# An external driver must source at least  $I_{BHLO}$  to switch this node from low to high.

|| An external driver must sink at least  $I_{BHHO}$  to switch this node from high to low.

★ High-impedance state during power up or power down

**8-BIT UNIVERSAL BUS TRANSCEIVER AND TWO 1-BIT BUS TRANSCEIVERS  
WITH SPLIT LVTTTL PORT, FEEDBACK PATH, AND 3-STATE OUTPUTS**

SCES357D – JULY 2001 – REVISED JANUARY 2003

**electrical characteristics over recommended operating free-air temperature range for A and B ports (unless otherwise noted) (continued)**

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
I <sub>CC</sub>		V <sub>CC</sub> = 3.45 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high			30	mA
			Outputs low			30	
			Outputs disabled			30	
I <sub>CCD</sub>		V <sub>CC</sub> = 3.45 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND, One data input switching at one-half clock frequency, 50% duty cycle	Outputs enabled	76		μA/ clock MHz/ input	
			Outputs disabled	19			
ΔI <sub>CC</sub> □		V <sub>CC</sub> = 3.15 V to 3.45 V, One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND				750	μA
C <sub>i</sub>	1A and 2A inputs	V <sub>I</sub> = 3.15 V or 0		2.8		pF	
	Control inputs			2.6			
C <sub>O</sub>	1Y or 2Y outputs	V <sub>O</sub> = 3.15 V or 0		5.6		pF	
C <sub>io</sub>	3A port	V <sub>CC</sub> = 3.3 V, V <sub>O</sub> = 3.3 V or 0		7.9		pF	
	Any B port			11	12.5		

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .□ This is the increase in supply current for each input that is at the specified TTL voltage level, rather than  $V_{CC}$  or GND.
**live-insertion specifications over recommended operating free-air temperature range for B port**

PARAMETER	TEST CONDITIONS		MIN	TYP†	MAX	UNIT
$I_{CC}$ (BIAS $V_{CC}$ )	$V_{CC} = 0$ to $3.15\text{ V}$ ,	BIAS $V_{CC} = 3.15\text{ V}$ to $3.45\text{ V}$ , $I_{O(DC)} = 0$			5	mA
	$V_{CC} = 3.15\text{ V}$ to $3.45\text{ V}\ddagger$ ,	BIAS $V_{CC} = 3.15\text{ V}$ to $3.45\text{ V}$ , $I_{O(DC)} = 0$			10	
$V_O$	$V_{CC} = 0$ ,	BIAS $V_{CC} = 3.15\text{ V}$ to $3.45\text{ V}$	1.3	1.5	1.7	V
$I_O$	$V_{CC} = 0$	$V_O = 0$ , BIAS $V_{CC} = 3.15\text{ V}$	-20		-100	$\mu\text{A}$
		$V_O = 3\text{ V}$ , BIAS $V_{CC} = 3.15\text{ V}$	20		100	

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .‡  $V_{CC} - 0.5\text{ V} < \text{BIAS } V_{CC}$



**SN74VMEH22501**

**8-BIT UNIVERSAL BUS TRANSCEIVER AND TWO 1-BIT BUS TRANSCEIVERS  
WITH SPLIT LVTTTL PORT, FEEDBACK PATH, AND 3-STATE OUTPUTS**

SCES357D – JULY 2001 – REVISED JANUARY 2003

**timing requirements over recommended operating conditions for UBT transceiver (unless otherwise noted) (see Figures 1 and 2)**

			MIN	MAX	UNIT
$f_{\text{clock}}$	Clock frequency			120	MHz
$t_w$	Pulse duration	LE high	2.5		ns
		CLK high or low	3		
$t_{\text{su}}$	Setup time	3A before CLK $\uparrow$	Data high	2.1	ns
			Data low	2.2	
		3A before LE $\downarrow$	CLK high	2	
			CLK low	2	
		3B before CLK $\uparrow$	Data high	2.5	
			Data low	2.7	
		3B before LE $\downarrow$	CLK high	2	
			CLK low	2	
$t_h$	Hold time	3A after CLK $\uparrow$	Data high	0	ns
			Data low	0	
		3A after LE $\downarrow$	CLK high	1	
			CLK low	1	
		3B after CLK $\uparrow$	Data high	0	
			Data low	0	
		3B after LE $\downarrow$	CLK high	1	
			CLK low	1	

**switching characteristics over recommended operating conditions for bus transceiver function (unless otherwise noted) (see Figures 1 and 2)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	1A or 2A	1B or 2B	5.1		8.9	ns
t <sub>PHL</sub>			4.5		7.8	
t <sub>PLH</sub>	1A or 2A	1Y or 2Y	7.2		14.5	ns
t <sub>PHL</sub>			6.1		13	
t <sub>PZH</sub>	OEAB	1B or 2B	4.6		8.1	ns
t <sub>PZL</sub>			3.7		7.4	
t <sub>PHZ</sub>	OEAB	1B or 2B	3.3		9.7	ns
t <sub>PLZ</sub>			1.8		4.8	
t <sub>r</sub>	Transition time, B port (10%–90%)		4.3			ns
t <sub>f</sub>	Transition time, B port (90%–10%)		4.3			ns
t <sub>PLH</sub>	1B of 2B	1Y or 2Y	1.6		5.6	ns
t <sub>PHL</sub>			1.6		5.6	
t <sub>PZH</sub>	$\overline{\text{OE}}\text{BY}$	1Y or 2Y	1.2		5.6	ns
t <sub>PZL</sub>			1.8		4.9	
t <sub>PHZ</sub>	$\overline{\text{OE}}\text{BY}$	1Y or 2Y	1.4		5.4	ns
t <sub>PLZ</sub>			1.7		4.5	



# 8-BIT UNIVERSAL BUS TRANSCEIVER AND TWO 1-BIT BUS TRANSCEIVERS WITH SPLIT LVTTTL PORT, FEEDBACK PATH, AND 3-STATE OUTPUTS

SCES357D – JULY 2001 – REVISED JANUARY 2003

switching characteristics over recommended operating conditions for UBT transceiver (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
f <sub>max</sub>			120			MHz
t <sub>PLH</sub>	3A	3B	5.5		9.3	ns
t <sub>PHL</sub>			4.7		8.3	
t <sub>PLH</sub>	LE	3B	6		10.6	ns
t <sub>PHL</sub>			4.9		8.7	
t <sub>PLH</sub>	CLKAB	3B	5.8		10.1	ns
t <sub>PHL</sub>			4.6		8.4	
t <sub>PZH</sub>	$\overline{OE}$	3B	4.6		9.3	ns
t <sub>PZL</sub>			3.5		8.5	
t <sub>PHZ</sub>	$\overline{OE}$	3B	4.8		9.3	ns
t <sub>PLZ</sub>			2.4		5.7	
t <sub>r</sub>	Transition time, B port (10%–90%)		4.3			ns
t <sub>f</sub>	Transition time, B port (90%–10%)		4.3			ns
t <sub>PLH</sub>	3B	3A	1.7		5.9	ns
t <sub>PHL</sub>			1.7		5.9	
t <sub>PLH</sub>	LE	3A	1.7		5.9	ns
t <sub>PHL</sub>			1.7		5.9	
t <sub>PLH</sub>	CLKBA	3A	1.4		5.5	ns
t <sub>PHL</sub>			1.4		5.5	
t <sub>PZH</sub>	$\overline{OE}$	3A	1.5		6.2	ns
t <sub>PZL</sub>			2.1		5.5	
t <sub>PHZ</sub>	$\overline{OE}$	3A	1.8		6.2	ns
t <sub>PLZ</sub>			2.3		5.6	

skew characteristics for bus transceiver for specific worst-case  $V_{CC}$  and temperature within the recommended ranges of supply voltage and operating free-air temperature (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
$t_{sk(LH)}$	1A or 2A	1B or 2B		0.8	ns
$t_{sk(HL)}$				0.7	
$t_{sk(LH)}$	1B or 2B	1Y or 2Y		0.7	ns
$t_{sk(HL)}$				0.6	
$t_{sk(t)}^{\dagger}$	1A or 2A	1B or 2B		1.7	ns
	1B or 2B	1Y or 2Y		1.2	
$t_{sk(pp)}$	1A or 2A	1B or 2B		2.8	ns
	1B or 2B	1Y or 2Y		1.4	

$t_{sk(t)}^{\dagger}$  – Output-to-output skew is defined as the absolute value of the difference between the actual propagation delay for all outputs of the same packaged device. The specifications are given for specific worst-case  $V_{CC}$  and temperature and apply to any outputs switching in opposite directions, both low to high (LH) and high to low (HL) [ $t_{sk(t)}$ ].

**SN74VMEH22501**


**8-BIT UNIVERSAL BUS TRANSCEIVER AND TWO 1-BIT BUS TRANSCEIVERS  
WITH SPLIT LVTTTL PORT, FEEDBACK PATH, AND 3-STATE OUTPUTS**

SCES357D – JULY 2001 – REVISED JANUARY 2003

skew characteristics for UBT for specific worst-case  $V_{CC}$  and temperature within the recommended ranges of supply voltage and operating free-air temperature (see Figures 1 and 2)





PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
$t_{sk(LH)}$	3A	3B		1.3	ns
$t_{sk(HL)}$				1.1	
$t_{sk(LH)}$	CLKAB	3B		0.8	ns
$t_{sk(HL)}$				0.8	
$t_{sk(LH)}$	3B	3A		0.7	ns
$t_{sk(HL)}$				0.6	
$t_{sk(LH)}$	CLKBA	3A		0.7	ns
$t_{sk(HL)}$				0.6	
$t_{sk(t)}^{\dagger}$	3A	3B		1.9	ns
	CLKAB	3B		2.1	
	3B	3A		1.2	
	CLKBA	3A		1	
$t_{sk(pp)}$	3A	3B		2.8	ns
	CLKAB	3B		2.7	
	3B	3A		1.3	
	CLKBA	3A		1.2	

$t_{sk(t)}^{\dagger}$  – Output-to-output skew is defined as the absolute value of the difference between the actual propagation delay for all outputs of the same packaged device. The specifications are given for specific worst-case  $V_{CC}$  and temperature and apply to any outputs switching in opposite directions, both low to high (LH) and high to low (HL) [ $t_{sk(t)}$ ].

PARAMETER MEASUREMENT INFORMATION  
A PORT

LOAD CIRCUIT

TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND
B-to-A Skew	Open

VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMESVOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTSVOLTAGE WAVEFORMS  
PULSE DURATIONVOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \approx 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \approx 2$  ns,  $t_f \approx 2$  ns.  
 D. The outputs are measured one at a time with one transition per measurement.


Figure 1. Load Circuit and Voltage Waveforms

**SN74VMEH22501**

**8-BIT UNIVERSAL BUS TRANSCEIVER AND TWO 1-BIT BUS TRANSCEIVERS  
WITH SPLIT LVTTTL PORT, FEEDBACK PATH, AND 3-STATE OUTPUTS**


SCES357D – JULY 2001 – REVISED JANUARY 2003

**PARAMETER MEASUREMENT INFORMATION  
B PORT**




**LOAD CIRCUIT**


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND
A-to-B Skew	Open




**VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS  
PULSE DURATION**



**VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING**

- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\approx 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \approx 2 \text{ ns}$ ,  $t_f \approx 2 \text{ ns}$ .
  - D. The outputs are measured one at a time with one transition per measurement.


**Figure 2. Load Circuit and Voltage Waveforms**

## 8-BIT UNIVERSAL BUS TRANSCEIVER AND TWO 1-BIT BUS TRANSCEIVERS WITH SPLIT LVTTTL PORT, FEEDBACK PATH, AND 3-STATE OUTPUTS

SCES357D – JULY 2001 – REVISED JANUARY 2003

## DISTRIBUTED-LOAD BACKPLANE SWITCHING CHARACTERISTICS

The preceding switching characteristics tables show the switching characteristics of the device into the lumped load shown in the parameter measurement information (PMI) (see Figures 1 and 2). All logic devices currently are tested into this type of load. However, the designer's backplane application probably is a distributed load. For this reason, this device has been designed for optimum performance in the VME64x backplane as shown in Figure 3.



<sup>†</sup> Unloaded backplane trace natural impedance ( $Z_0$ ) is 45  $\Omega$ . 45  $\Omega$  to 60  $\Omega$  is allowed, with 50  $\Omega$  being ideal.

‡ Card stub natural impedance ( $Z_0$ ) is 60  $\Omega$ .

### Figure 3. VME64x Backplane

The following switching characteristics tables derived from TI-SPICE models show the switching characteristics of the device into the backplane under full and minimum loading conditions, to help the designer better understand the performance of the VME device in this typical backplane. See [www.ti.com/sc/etl](http://www.ti.com/sc/etl) for more information.

**driver in slot 11, with receiver cards in all other slots (full load)**

**switching characteristics over recommended operating conditions for bus transceiver function  
(unless otherwise noted) (see Figure 3)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP <sup>\$</sup>	MAX	UNIT
t <sub>PLH</sub>	1A or 2A	1B or 2B	5.9		8.5	ns
t <sub>PHL</sub>			5.5		8.7	
t <sub>r</sub> <sup>¶</sup>	Transition time, B port (10%–90%)		9	8.6	11.4	ns
t <sub>f</sub> <sup>¶</sup>	Transition time, B port (90%–10%)		8.9	9	10.8	ns

§ All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ . All values are derived from TI-SPICE models.

† All  $t_r$  and  $t_f$  times are taken at the first receiver.

SN74VMEH22501

# 8-BIT UNIVERSAL BUS TRANSCEIVER AND TWO 1-BIT BUS TRANSCEIVERS WITH SPLIT LVTTTL PORT, FEEDBACK PATH, AND 3-STATE OUTPUTS

SCES357D – JULY 2001 – REVISED JANUARY 2003

driver in slot 11, with receiver cards in all other slots (full load) (continued)

switching characteristics over recommended operating conditions for UBT (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP†	MAX	UNIT
tPLH	3A	3B	6.2		8.9	ns
tPHL			5.6		9	
tPLH	LE	3B	6.1		9.1	ns
tPHL			5.6		9	
tPLH	CLKAB	3B	6.2		9.1	ns
tPHL			5.7		9	
t <sub>r</sub> <sup>‡</sup>	Transition time, B port (10%–90%)		9	8.6	11.4	ns
t <sub>f</sub> <sup>‡</sup>	Transition time, B port (90%–10%)		8.9	9	10.8	ns

† All typical values are at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$ . All values are derived from TI-SPICE models.

‡ All  $t_r$  and  $t_f$  times are taken at the first receiver.

skew characteristics for bus transceiver for specific worst-case  $V_{CC}$  and temperature within the recommended ranges of supply voltage and operating free-air temperature (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP†	MAX	UNIT
$t_{sk(LH)}$	1A or 2A	1B or 2B			2.5	ns
$t_{sk(HL)}$					3	
$t_{sk(t)}^{\S}$	1A or 2A	1B or 2B			1	ns
$t_{sk(pp)}$	1A or 2A	1B or 2B	0.5		3.4	ns

† All typical values are at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$ . All values are derived from TI-SPICE models.

§  $t_{sk(t)}$  – Output-to-output skew is defined as the absolute value of the difference between the actual propagation delay for all outputs of the same packaged device. The specifications are given for specific worst-case  $V_{CC}$  and temperature and apply to any outputs switching in opposite directions, both low to high (LH) and high to low (HL) [ $t_{sk(t)}$ ].

skew characteristics for UBT for specific worst-case  $V_{CC}$  and temperature within the recommended ranges of supply voltage and operating free-air temperature (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP†	MAX	UNIT
$t_{sk(LH)}$	3A	3B			2.4	ns
$t_{sk(HL)}$					3.4	
$t_{sk(LH)}$	CLKAB	3B			2.7	ns
$t_{sk(HL)}$					3.4	
$t_{sk(t)}^{\S}$	3A	3B			1	ns
	CLKAB	3B			1	
$t_{sk(pp)}$	3A	3B	0.5		3.4	ns
	CLKAB	3B	0.6		3.5	

† All typical values are at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$ . All values are derived from TI-SPICE models.

§  $t_{sk(t)}$  – Output-to-output skew is defined as the absolute value of the difference between the actual propagation delay for all outputs of the same packaged device. The specifications are given for specific worst-case  $V_{CC}$  and temperature and apply to any outputs switching in opposite directions, both low to high (LH) and high to low (HL) [ $t_{sk(t)}$ ].



# 8-BIT UNIVERSAL BUS TRANSCEIVER AND TWO 1-BIT BUS TRANSCEIVERS WITH SPLIT LVTTTL PORT, FEEDBACK PATH, AND 3-STATE OUTPUTS

SCES357D – JULY 2001 – REVISED JANUARY 2003

driver in slot 1, with one receiver in slot 21 (minimum load)

switching characteristics over recommended operating conditions for bus transceiver function (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP†	MAX	UNIT
tPLH	1A or 2A	1B or 2B	5.5		7.4	ns
tPHL			5.3		7.4	
t <sub>r</sub> <sup>‡</sup>	Transition time, B port (10%–90%)		3.9	3.4	4.4	ns
t <sub>f</sub> <sup>‡</sup>	Transition time, B port (90%–10%)		3.7	3.4	4.8	ns

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ . All values are derived from TI-SPIICE models.

‡ All  $t_r$  and  $t_f$  times are taken at the first receiver.

switching characteristics over recommended operating conditions for UBT (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP†	MAX	UNIT
tPLH	3A	3B	5.8		7.9	ns
tPHL			5.5		7.7	
tPLH	LE	3B	5.9		8	ns
tPHL			5.5		7.8	
tPLH	CLKAB	3B	5.9		8.1	ns
tPHL			5.5		7.7	
t <sub>r</sub> ‡	Transition time, B port (10%–90%)		3.9	3.4	4.4	ns
t <sub>f</sub> ‡	Transition time, B port (90%–10%)		3.7	3.4	4.8	ns

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ . All values are derived from TI-SPIICE models.

‡ All  $t_r$  and  $t_f$  times are taken at the first receiver.

skew characteristics for bus transceiver for specific worst-case  $V_{CC}$  and temperature within the recommended ranges of supply voltage and operating free-air temperature (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP†	MAX	UNIT
$t_{sk(LH)}$	1A or 2A	1B or 2B			1.7	ns
$t_{sk(HL)}$					2.1	
$t_{sk(t)}^{\S}$	1A or 2A	1B or 2B			1	ns
$t_{sk(pp)}$	1A or 2A	1B or 2B	0.2		2.1	ns

† All typical values are at  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ . All values are derived from TI-SPIICE models.

§  $t_{sk(t)}$  – Output-to-output skew is defined as the absolute value of the difference between the actual propagation delay for all outputs of the same packaged device. The specifications are given for specific worst-case  $V_{CC}$  and temperature and apply to any outputs switching in opposite directions, both low to high (LH) and high to low (HL) [ $t_{sk(t)}$ ].



**SN74VMEH22501**  
**8-BIT UNIVERSAL BUS TRANSCEIVER AND TWO 1-BIT BUS TRANSCEIVERS**  
**WITH SPLIT LVTTTL PORT, FEEDBACK PATH, AND 3-STATE OUTPUTS**

SCES357D – JULY 2001 – REVISED JANUARY 2003

driver in slot 1, with one receiver in slot 21 (minimum load) (continued)

skew characteristics for UBT for specific worst-case  $V_{CC}$  and temperature within the recommended ranges of supply voltage and operating free-air temperature (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP†	MAX	UNIT
$t_{sk(LH)}$	3A	3B			2	ns
$t_{sk(HL)}$					2.3	
$t_{sk(LH)}$	CLKAB	3B			2.1	ns
$t_{sk(HL)}$					2.4	
$t_{sk(t)}^{\ddagger}$	3A	3B			1	ns
	CLKAB	3B			1	
$t_{sk(pp)}$	3A	3B		0.2	2.5	ns
	CLKAB	3B		0.2	2.9	

† All typical values are at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$ . All values are derived from TI-SPIICE models.

‡  $t_{sk(t)}$  – Output-to-output skew is defined as the absolute value of the difference between the actual propagation delay for all outputs of the same packaged device. The specifications are given for specific worst-case  $V_{CC}$  and temperature and apply to any outputs switching in opposite directions, both low to high (LH) and high to low (HL) [ $t_{sk(t)}$ ].

By simulating the performance of the device using the VME64x backplane (see Figure 3), the maximum peak current in or out of the B-port output, as the devices switch from one logic state to another, was found to be equivalent to driving the lumped load shown in Figure 4.







Figure 4. Equivalent AC Peak Output-Current Lumped Load

**driver in slot 1, with one receiver in slot 21 (minimum load) (continued)**

In general, the rise- and fall-time distribution is shown in Figure 5. Since VME devices were designed for use into distributed loads like the VME64x backplane (B/P), there are significant differences between low-to-high (LH) and high-to-low (HL) values in the lumped load shown in the PMI (see Figures 1 and 2).

**Figure 5**

Characterization-laboratory data in Figures 6 and 7 show the absolute ac peak output current, with different supply voltages, as the devices change output logic state. A typical nominal process is shown to demonstrate the devices' peak ac output drive capability.


**Figure 6****Figure 7**

SN74VMEH22501


**8-BIT UNIVERSAL BUS TRANSCEIVER AND TWO 1-BIT BUS TRANSCEIVERS  
WITH SPLIT LVTTTL PORT, FEEDBACK PATH, AND 3-STATE OUTPUTS**

SCES357D – JULY 2001 – REVISED JANUARY 2003

**TYPICAL CHARACTERISTICS**



**Figure 8**




**Figure 9**

## TYPICAL CHARACTERISTICS

HIGH-LEVEL OUTPUT VOLTAGE

vs


HIGH-LEVEL OUTPUT CURRENT

Figure 10.  $V_{OL}$  vs  $I_{OL}$ 

LOW-LEVEL OUTPUT VOLTAGE

vs

LOW-LEVEL OUTPUT CURRENT

Figure 11.  $V_{OH}$  vs  $I_{OH}$

# SN74VMEH22501

## 8-BIT UNIVERSAL BUS TRANSCEIVER AND TWO 1-BIT BUS TRANSCEIVERS WITH SPLIT LVTTTL PORT, FEEDBACK PATH, AND 3-STATE OUTPUTS

SCES357D – JULY 2001 – REVISED JANUARY 2003

### VMEbus SUMMARY

In 1981, the VMEbus was introduced as a backplane bus architecture for industrial and commercial applications. The data-transfer protocols used to define the VMEbus came from the Motorola™ VERSA bus architecture that owed its heritage to the then recently introduced Motorola 68000 microprocessor. The VMEbus, when introduced, defined two basic data-transfer operations: single-cycle transfers consisting of an address and a data transfer, and a block transfer (BLT) consisting of an address and a sequence of data transfers. These transfers were asynchronous, using a master-slave handshake. The master puts address and data on the bus and waits for an acknowledgment. The selected slave either reads or writes data to or from the bus, then provides a data-acknowledge (DTACK\*) signal. The VMEbus system data throughput was 40 Mbyte/s. Previous to the VMEbus, it was not uncommon for the backplane buses to require elaborate calculations to determine loading and drive current for interface design. This approach made designs difficult and caused compatibility problems among manufacturers. To make interface design easier and to ensure compatibility, the developers of the VMEbus architecture defined specific delays based on a 21-slot terminated backplane and mandated the use of certain high-current TTL drivers, receivers, and transceivers.

In 1989, multiplexing block transfer (MBLT) effectively increased the number of bits from 32 to 64, thereby doubling the transfer rate. In 1995, the number of handshake edges was reduced from four to two in the double-edge transfer (2eVME) protocol, doubling the data rate again. In 1997, the VMEbus International Trade Association (VITA) established a task group to specify a synchronous protocol to increase data-transfer rates to 320 Mbyte/s, or more. The unreleased specification, VITA 1.5 [double-edge source synchronous transfer (2eSST)], is based on the asynchronous 2eVME protocol. It does not wait for acknowledgement of the data by the receiver and requires incident-wave switching. Sustained data rates of 1 Gbyte/s, more than ten times faster than traditional VME64 backplanes, are possible by taking advantage of 2eSST and the 21-slot VME320 star-configuration backplane. The VME320 backplane approximates a lumped load, allowing substantially higher-frequency operation over the VME64x distributed-load backplane. Traditional VME64 backplanes with no changes theoretically can sustain 320 Mbyte/s.

*From BLT to 2eSST – A Look at the Evolution of VMEbus Protocols* by John Rynearson, Technical Director, VITA, provides additional information on VMEbus and can be obtained at [www.vita.com](http://www.vita.com).

### maximum data transfer rates

DATE	TOPOLOGY	PROTOCOL	DATA BITS PER CYCLE	DATA TRANSFERS PER CLOCK CYCLE	PER SYSTEM (Mbyte/s)	FREQUENCY (MHz)	
						BACKPLANE	CLOCK
1981	VMEbus IEEE-1014	BLT	32	1	40	10	10
1989	VME64	MBLT	64	1	80	10	10
1995	VME64x	2eVME	64	2	160	10	20
1997	VME64x	2eSST	64	2-No Ack	160–320	10–20	20–40
1999	VME320	2eSST	64	2-No Ack	320–1000	20–62.5	40–125

### applicability

Target applications for VME backplanes include industrial controls, telecommunications, simulation, high-energy physics, office automation, and instrumentation systems.



## DGV (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE


24 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.  
 D. Falls within JEDEC: 24/48 Pins – MO-153  
 14/16/20/56 Pins – MO-194

## GQL (R-PBGA-N56)

## PLASTIC BALL GRID ARRAY




- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. MicroStar Junior™ BGA configuration.
  - D. Falls within JEDEC MO-225 variation BA.
  - E. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.

## DGG (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-153



## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
		Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
		Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated