ΤE

B1 [

B3 []

B4 🛛 5

B5 **1** 6

B6 🛛 7

B7 [

B8 [

GND

GPIB

I/O Ports

B2 🛛 3

2

4

8

9

10

SLLS006A - D2611, OCTOBER 1985 - REVISED FEBRUARY 1993

20 UVCC

19 D1

18 D2

17 D3

16 D4

15 D5

14 D6

13 D7

12 D8

11 **P**E

Terminal

I/O Ports

DW OR N PACKAGE (TOP VIEW)

- 8-Channel Bidirectional Transceivers
- Power-Up/Power-Down Protection (Glitch Free)
- High-Speed Low-Power Schottky Circuitry
- Low Power Dissipation . . . 66 mW Max Per Channel
- High-impedance PNP Inputs
- Receiver Hysteresis . . . 650 mV Typ
- Open-Collector Driver Output Option
- No Loading of Bus When Device Is Powered Down (V<sub>CC</sub> = 0)

### description

The SN75163B octal general-purpose interface bus transceiver is a monolithic, high-speed, lowpower Schottky device. It is designed for two-way

# NOT RECOMMENDED FOR NEW DESIGN

data communications over single-ended transmission lines. The transceiver features driver outputs that can be operated in either the open-collector or 3-state modes. If talk enable (TE) is high, these outputs have the characteristics of open-collector outputs when pullup enable (PE) is low and of 3-state outputs when PE is high. Taking TE low places the outputs in the high-impedance state. The driver outputs are designed to handle loads of up to 48 mA of sink current. Each receiver features pnp transistor inputs for high input impedance and 400 mV of hysteresis for increased noise immunity.

Output glitches during power up and power down are eliminated by an internal circuit that disables both the bus and receiver outputs. The outputs do not load the bus when  $V_{CC} = 0$ .

The SN75163B is characterized for operation from 0°C to 70°C.

EACH DRIVER							
	OUTPUT						
D	В						
Н	Н	Н	Н				
L	Н	Н	L				
н	Х	L	Z				
L	Н	L	L				
Х	L	Х	Z				

	OUTPUT		
В	TE	PE	D
L	L	Х	L
н	L	Х	Н
Х	Н	Х	Z


**Function Tables** 

H = high level, L = low level, X = irrelevant, Z = high-impedance state




SLLS006A - D2611, OCTOBER 1985 - REVISED FEBRUARY 1993

### logic symbol<sup>†</sup>



logic diagram (positive logic)

### schematics of inputs and outputs





SLLS006A - D2611, OCTOBER 1985 - REVISED FEBRUARY 1993

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	
Low-level driver output current	
Continuous total power dissipation (see Note 2)	See Dissipation Rating Table
Operating free-air temperature range	0°C to 70°C
Storage temperature range	– 65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds	

NOTES: 1. All voltage values are with respect to network ground terminal.

### DISSIPATION RATING TABLE

$\begin{array}{c} T_{A} \leq 25^{\circ}C \\ POWER RATING \end{array}$		DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING		
DW	1125 mW	9.0 mW/°C	720 mW		
N	1150 mW	9.2 mW/°C	736 mW		

### recommended operating conditions

		MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC</sub>	voltage, V <sub>CC</sub> 4.75		5	5.25	V	
High-level input voltage, VIH	Itage, V <sub>IH</sub> 2		V			
Low-level input voltage, VIL				0.8	V	
High-level output current, IOH	Bus ports with pullups active			-10	mA	
	Terminal ports			-800	μA	
High lovel output ourrent lo	Bus ports	2		48		
High-level output current, I <sub>OL</sub>	Terminal ports			16	6 mA	
Operating free-air temperature, T <sub>A</sub>				70	°C	



SLLS006A - D2611, OCTOBER 1985 - REVISED FEBRUARY 1993

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TES	T CONDITIONS	MIN	TYP†	MAX	UNIT	
VIK	Input clamp voltage		lj = -18 mA			-0.8	-1.5	V	
V <sub>hys</sub>	Hysteresis (V <sub>T+</sub> – V <sub>T</sub> _)	Bus	See Figure 8		0.4	0.65		V	
Vou	High-level output voltage	Terminal	I <sub>OH</sub> = -800 μA,	TE at 0.8 V	2.7	3.5		v	
VOH		Bus	I <sub>OH</sub> = -10 mA,	PE and TE at 2 V	2.5	3.3			
	Terminal	I <sub>OL</sub> = 16 mA,	TE at 0.8 V		0.3	0.5	V		
VOL	Low-level output voltage	Bus	I <sub>OL</sub> = 48 mA,	PE and TE at 2 V		0.4	0.5	V	
ЮН	High-level output current (open-collector mode)	Bus	V <sub>O</sub> = 5.5 V, PE at 0.8 V, D and TE at 2 V				100	μA	
	Off-state output current	Bus	PE at 2 V, TE at 0.8 V	V <sub>O</sub> = 2.7 V			20	μΑ	
loz	(3-state mode)	Bus		V <sub>O</sub> = 0.4 V			-20		
lj	Input current at maximum input voltage	Terminal	V <sub>I</sub> = 5.5 V			0.2	100	μA	
IIН	High-level input current	Terminal	V <sub>1</sub> = 2.7 V			0.1	20	μA	
۱ <sub>IL</sub>	Low-level input current	Terminal	V <sub>1</sub> = 0.5 V			-10	-100	μA	
laa	Ob ant airea it autout auroat	Terminal			-15	-35	-75	mA	
los	Short-circuit output current	Bus	1		-25	-50	-125	ША	
l	Cupply ourrent		Nolood	Receivers low and enabled			80	~ ^	
IIL Supply current			No load	Drivers low and enabled			100	mA	
C <sub>I/O(bus)</sub>	Bus-port capacitance		V <sub>CC</sub> = 5 V to 0,	$V_{I/O} = 0$ to 2 V, $f = 1$ MHz		30		pF	


<sup>†</sup> All typical values are at V<sub>CC</sub> = 5,  $T_A = 25^{\circ}C$ .

## switching characteristics, $V_{CC} = 5 V$ , $C_L = 15 pF$ , $T_A = 25^{\circ}C$ (unless otherwise noted)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN T	ГҮР	МАХ	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	Terminal	Bus	C <sub>L</sub> = 30 pF,		14	20	
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	Terminal	Bus	See Figure 1		14	20	ns
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output	Bus	Terminal	C <sub>L</sub> = 30 pF,		10	20	20
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	Bus		See Figure 2		15	22	ns
<sup>t</sup> PZH	Output enable time to high level	TE	Bus	See Figure 3		25	35	ns
<sup>t</sup> PHZ	Output disable time from high level					13	22	
t <sub>PZL</sub>	Output enable time to low level					22	35	
<sup>t</sup> PLZ	Output disable time from low level					22	32	
<sup>t</sup> PZH	Output enable time to high level					20	30	
<sup>t</sup> PHZ	Output disable time from high level		TE Terminal	See Figure 4		12	20	
<sup>t</sup> PZL	Output enable time to low level	1 '				23	32	ns
tplz	Output disable time from low level	1				19	30	
t <sub>en</sub>	Output pullup enable time		Terminal			15	22	
t <sub>dis</sub>	Output pullup disable time	PE	Terminal	See Figure 5		13	20	ns




SLLS006A - D2611, OCTOBER 1985 - REVISED FEBRUARY 1993



### PARAMETER MEASUREMENT INFORMATION






**TEST CIRCUIT** 

**VOLTAGE WAVEFORMS** 







- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle, t<sub>f</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  6 ns, Z<sub>O</sub> = 50  $\Omega$ .
  - B. CL includes probe and jig capacitance.



SLLS006A - D2611, OCTOBER 1985 - REVISED FEBRUARY 1993





Figure 4. TE-to-Terminal Test Circuit and Voltage Waveforms






- NOTES: C. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle, t<sub>f</sub>  $\leq$  6 ns, t<sub>f</sub>  $\leq$  8 ns, t<sub>f</sub>
  - D.  $C_{L}$  includes probe and jig capacitance.




SLLS006A - D2611, OCTOBER 1985 - REVISED FEBRUARY 1993



### **TYPICAL CHARACTERISTICS**



SLLS006A - D2611, OCTOBER 1985 - REVISED FEBRUARY 1993



### **TYPICAL CHARACTERISTICS**



#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current and complete.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1998, Texas Instruments Incorporated