


**27 - 32 GHz 2W Balanced Power Amplifier**

**TGA4513-EPU**




**Key Features**

- 27 - 32 GHz Bandwidth
- > 32 dBm P1dB
- 33 dBm Psat
- 20 dB Nominal Gain
- IMR3 is 37 dBc @ 18 dBm SCL
- 14 dB Nominal Return Loss
- Bias: 6 V, 840 mA
- 0.25 um 3MI mmW pHEMT Technology
- Chip Dimensions: 2.8 x 2.2 x 0.1 mm (0.110 x 0.087 x 0.004) in


**Preliminary Measured Data**

Bias Conditions:  $V_d = 6\text{ V}$ ,  $I_d = 840\text{ mA}$



**Primary Applications**

- Point to Point Radio
- Point to Multi Point Radio
- LMDS
- Satellite Ground Terminal



Note: Devices designated as EPU are typically early in their characterization process prior to finalizing all electrical and process specifications. Specifications are subject to change without notice

**TABLE I**  
**MAXIMUM RATINGS 1/**

SYMBOL	PARAMETER	VALUE	NOTES
V <sup>+</sup>	Positive Supply Voltage	6 V	<u>2/</u>
V <sup>-</sup>	Negative Supply Voltage Range	-5 TO 0 V	
I <sup>+</sup>	Positive Supply Current	1.86 A	<u>2/ 3/</u>
I <sub>G</sub>	Gate Supply Current	70 mA	<u>3/</u>
P <sub>IN</sub>	Input Continuous Wave Power	22 dBm	
P <sub>D</sub>	Power Dissipation	TBD	<u>2/ 4/</u>
T <sub>CH</sub>	Operating Channel Temperature	150 °C	<u>5/ 6/</u>
T <sub>M</sub>	Mounting Temperature (30 Seconds)	320 °C	
T <sub>STG</sub>	Storage Temperature	-65 to 150 °C	

- 1/ These ratings represent the maximum operable values for this device.
- 2/ Combinations of supply voltage, supply current, input power, and output power shall not exceed P<sub>D</sub>.
- 3/ Total current for the entire MMIC.
- 4/ When operated at this bias condition with a base plate temperature of TBD, the median life is reduced from TBD to TBD hrs.
- 5/ Operating channel temperature will directly affect the device median time to failure (MTTF). For maximum life, it is recommended that the channel (junction) temperatures be maintained at the lowest possible levels.
- 6/ These ratings apply to each individual FET.

*Note: Devices designated as EPU are typically early in their characterization process prior to finalizing all electrical and process specifications. Specifications are subject to change without notice*

**TABLE II**  
**DC PROBE TESTS**  
(T<sub>A</sub> = 25 °C Nominal)

SYMBOL	PARAMETER	MINIMUM	MAXIMUM	VALUE
I <sub>DSS1</sub>	Saturated Drain Current	60	282	V
G <sub>M1</sub>	Transconductance	132	318	mS
V <sub>BVGS1</sub>	Breakdown Voltage gate-source	-30	-8	V
V <sub>BVGD1</sub>	Breakdown Voltage gate-drain	-30	-11	V
V <sub>P1,8</sub>	Pinch-off Voltage	-1.5	-0.5	V

Q1 is 600 um FET



**TABLE III**  
**ELECTRICAL CHARACTERISTICS**  
(T<sub>a</sub> = 25 °C, Nominal)

PARAMETER	TYPICAL	UNITS
Drain Operating	6	V
Quiescent Current	840	mA
Small Signal Gain, S21	20	dB
Input Return Loss, S11	14	dB
Output Return Loss, S22	14	dB
Reverse Isolation, S12	-40	dB
Output Power @ 1 dB Compression Gain, P1dB	> 32	dBm
Power @ saturated, Psat	33	dBm
IMR3 @ 18 dBm SCL	37	dBc

Note: Devices designated as EPU are typically early in their characterization process prior to finalizing all electrical and process specifications. Specifications are subject to change without notice

### Preliminary Measured Data



Bias Conditions:  $V_d = 6\text{ V}$ ,  $I_d = 840\text{ mA}$



Note: Devices designated as EPU are typically early in their characterization process prior to finalizing all electrical and process specifications. Specifications are subject to change without notice

### Preliminary Measured Data



Bias Conditions:  $V_d = 6\text{ V}$ ,  $I_d = 840\text{ mA}$



Note: Devices designated as EPU are typically early in their characterization process prior to finalizing all electrical and process specifications. Specifications are subject to change without notice

## Preliminary Measured Data


Bias Conditions:  $V_d = 6\text{ V}$ ,  $I_d = 840\text{ mA}$



Note: Devices designated as EPU are typically early in their characterization process prior to finalizing all electrical and process specifications. Specifications are subject to change without notice


### Preliminary Measured Data

Bias Conditions:  $V_d = 6\text{ V}$ ,  $I_d = 840\text{ mA}$ ,  $\Delta f = 10\text{ MHz}$



Note: Devices designated as EPU are typically early in their characterization process prior to finalizing all electrical and process specifications. Specifications are subject to change without notice

**Mechanical Drawing**



Units: millimeters (inches)

Thickness: 0.100 (0.004)

Chip edge to bond pad dimensions are shown to center of bond pad

Chip size tolerance: +/- 0.051 (0.002)

GND is back side of MMIC


Bond pad #1	RF In	0.100 x 0.200	<0.004 x 0.008>
Bond pad #2, 15, 16	N/C	0.100 x 0.100	<0.004 x 0.004>
Bond pad #3, 14, 19, 24	VG2	0.100 x 0.100	<0.004 x 0.004>
Bond pad #4, 13, 20, 25	VD1	0.100 x 0.100	<0.004 x 0.004>
Bond pad # 5, 12, 21, 26	VD2	0.100 x 0.100	<0.004 x 0.004>
Bond pad # 6, 11, 22, 27	VG3	0.070 x 0.050	<0.003 x 0.002>
Bond pad # 7, 10	VD3	0.150 x 0.100	<0.006 x 0.004>
Bond pad # 8, 17	N/C	0.075 x 0.075	<0.003 x 0.003>
Bond pad # 9	RF Out	0.100 x 0.200	<0.004 x 0.008>
Bond pad # 18, 29	VG1	0.065 x 0.065	<0.003 x 0.003>
Bond pad # 23, 28	VD3	0.100 x 0.100	<0.004 x 0.004>

**GaAs MMIC devices are susceptible to damage from Electrostatic Discharge. Proper precautions should be observed during handling, assembly and test.**

Note: Devices designated as EPU are typically early in their characterization process prior to finalizing all electrical and process specifications. Specifications are subject to change without notice



**Chip Assembly Diagram<sup>(1)</sup>**



**Note**

- (1): 1 µF (minimum) bypass capacitors are required on both drain and gate power supplies.
- (2): An alternative configuration is to NOT use these two bondwires. When using the alternative biasing scheme, the maximum positive supply current is reduced to 1.3A.

**GaAs MMIC devices are susceptible to damage from Electrostatic Discharge. Proper precautions should be observed during handling, assembly and test.**

*Note: Devices designated as EPU are typically early in their characterization process prior to finalizing all electrical and process specifications. Specifications are subject to change without notice*

## Assembly Process Notes

Reflow process assembly notes:

- Use AuSn (80/20) solder with limited exposure to temperatures at or above 300°C (30 seconds max).
- An alloy station or conveyor furnace with reducing atmosphere should be used.
- No fluxes should be utilized.
- Coefficient of thermal expansion matching is critical for long-term reliability.
- Devices must be stored in a dry nitrogen atmosphere.

Component placement and adhesive attachment assembly notes:

- Vacuum pencils and/or vacuum collets are the preferred method of pick up.
- Air bridges must be avoided during placement.
- The force impact is critical during auto placement.
- Organic attachment can be used in low-power applications.
- Curing should be done in a convection oven; proper exhaust is a safety concern.
- Microwave or radiant curing should not be used because of differential heating.
- Coefficient of thermal expansion matching is critical.

Interconnect process assembly notes:

- Thermosonic ball bonding is the preferred interconnect technique.
- Force, time, and ultrasonics are critical parameters.
- Aluminum wire should not be used.
- Maximum stage temperature is 200°C.

***GaAs MMIC devices are susceptible to damage from Electrostatic Discharge. Proper precautions should be observed during handling, assembly and test.***