

UMC

T-75-07-15



PRELIMINARY

UM93510 A/B/C

Speech Recording and Reproduction IC(with SRAM)

Features



- Uses ADM algorithm to process voice data
- Uses three sampling rates (16K, 22K, 32K) selected by single pin (SRS)
- Useful in applications such as: answering machines, announcing phones and toys
- Metal mask option for answering machine or announce phone selection
- Data can be stored on SRAM or ROM:
 - Two 256K SRAMs for 32K sample rate
 - One 256K SRAM for 22K or 16K sample rate
 - One 256K SRAM and one 256K ROM for toy applications
- Activating the CE pin stops recording
- On-chip amplifier for sound recording
- On-chip band-pass filter for reproducing sound
- On-chip oscillation circuit for 3.579545 MHz ceramic oscillator
- 4.5V power supply using three 1.5V batteries
- Available in 48 pin flat package or in chip form

General Description

The UM93510 A/B/C is a speech recording and reproduction chip. It stores voice data on external 256K SRAMs. The primary use for the UM93510 A/B/C is in answering

machines or announcing phones. It can also be used for toys. The 256K ROM should be partitioned into four parts for toy applications.

Pin Configurations




Telephone Related Products




UM93510 A/B/C

T-75-07-15

Pad Configuration



Block Diagram





UM93510 A/B/C

T-75-07-15

Pin and Pad Description

Pin		Symbol	Pad	Description
A/B	C		AH/BH	
1	47	MICIN (I/P)	1	The inverting input terminal of the built-in microphone operational amplifier.
2	48	V _{REF} (O/P)	2	The bias voltage terminal of the built-in analog circuit. This pin is pulled to GND at standby state.
3	1	FILOUT (O/P)	3	The output pin of the built-in bandpass filter. The DC bias voltage of this pin is equal to 1/2 V _{DD} in playing mode and is pulled to GND in standby state.
4	2	FILIN (I/P)	4	The input terminal of the built-in bandpass filter for reproducing.
5	3	DAO (O/P)	5	The voice output terminal of the voice synthesizing circuit. Output signals have been biased to 1/2 V _{DD} . This pin is pulled to GND at standby state.
6	4	ADI (I/P)	6	The voice input terminal of the voice analysis circuit. Input signal must have been biased to 1/2 V _{DD} .
7 32	7 32	V _{DD} (I/P)	9 34	Positive power supply.
8 9 16 28 31 33 34	8 9 16 28 31 33 34	A0-A14 (O/P)	10 11 18 30 33 35 36	The address bus output pins.
17 18 19 21 22 25	17 18 19 21 22 25	D0-D7 (I/O)	19 20 21 23 24 27	The data bus input/output pins.
20	20	GND1 (I/P)	22	Digital circuit ground pin.
26 27	26 27	CS1, CS2 (O/P)	28 29	The chip selector output pins for 256K SRAM1 and SRAM2 (or ROM). If toy play is used, it is always to active CS2.
35	36	R/W (O/P)	38	The read, write control output pin for SRAM.
36	38	PLAY2 (I/P)	40	The PLAY2 input pin is triggered manually. It is pulled low internally.
37	39	REC (I/P)	41	Record input trigger pin. Whenever this pin is triggered, the chip stops automatically under two conditions: (1) The SRAM memory is full (2) the CE pin has been pulled low. In the second case, the time for BUSY from HIGH to LOW is 0-1 second. (counts from the moment when the CE pin is switched to LOW) The delay time is not known, but depends on the current address. It is pulled low internally.

 Telephone Related
Products



UM93510 A/B/C

T-75-07-15

Pin and Pad Description (Continued)

Pin		Symbol	Pad	Description												
A/B	C		AH/BH													
38	40	SRS (I/P)	42	Sample rate selector pin for ADM algorithm. There are three different sample rates: 16 KHz, 22 KHz and 32 KHz. The relationship between SRS and sample rate is: <table><tr><td>SRS</td><td>Sample Rate</td></tr><tr><td>high</td><td>32 KHz</td></tr><tr><td>low</td><td>22 KHz</td></tr><tr><td>open</td><td>16 KHz</td></tr></table>	SRS	Sample Rate	high	32 KHz	low	22 KHz	open	16 KHz				
SRS	Sample Rate															
high	32 KHz															
low	22 KHz															
open	16 KHz															
39	NA	PLAY1 (I/P)	43	The PLAY1 input pin is triggered by the ringing of the telephone. While high normally, it is pulled low when triggered. After the pin is triggered, the chip starts processing data after a delay of about 12 seconds for 22 KHz sample rate and 12.5 seconds for the 32 KHz sample rate and 16 KHz sample rates. If the ring time is less than 7.5 seconds, the trigger will not be successful and the chip will automatically enter the standby state. If the ring time is longer than 7.5 seconds but shorter than 12.5 seconds (or 12.0 seconds when the sample rate is 22 KHz), triggering will be successful and the chip will start to work. When this pin is pulled to GND, the current sourcing to GND is 20 μ A (max.) at $V_{DD} = 4.5V$.												
40 41	41 42	OSCI, OSCO (I/P, O/P)	44 45	3.579545 MHz ceramic oscillator connecting pins.												
42	NA	KTO (O/P)	46	Key tone output pin. When the REC, PLAY2 pins are triggered or after BUSY pin from high to low (only in UM93510A/B & Chip form), this pin will send out a key tone. Duration and frequency are: <table><tr><td>Sample rate</td><td>Tone frequency</td><td>Tone duration</td></tr><tr><td>32 KHz</td><td>500 Hz</td><td>112 ms</td></tr><tr><td>22 KHz</td><td>688 Hz</td><td>163 ms</td></tr><tr><td>16 KHz</td><td>500 Hz</td><td>224 ms</td></tr></table> This pin is always pulled low, except during key tone period.	Sample rate	Tone frequency	Tone duration	32 KHz	500 Hz	112 ms	22 KHz	688 Hz	163 ms	16 KHz	500 Hz	224 ms
Sample rate	Tone frequency	Tone duration														
32 KHz	500 Hz	112 ms														
22 KHz	688 Hz	163 ms														
16 KHz	500 Hz	224 ms														
42	NA	CE (I/P)	47	The chip enable input control pin. If CE is enabled, i. e., it can normally operate as described in the specification. If CE is low, it remains in a standby state, no matter which pin is triggered. If the CE pin is pulled low while operating, it enters the standby state immediately. It is internally pulled high. When this pin is switched to GND, the current sourcing to GND through this pin is 20 μ A (max.) at $V_{DD} = 4.5V$.												
44	43	TEST (I/P)	48	Test input pin for testing mode. It is internally pulled low.												


UM93510 A/B/C
T-75-07-15
Pin and Pad Description (Continued)

Pin		Symbol	Pad	Description
A/B	C		AH/BH	
45	NA	CTL (O/P)	49	Provides output control to the telephone set. It is high only in PLAY1 Operation.
46	44	BUSY (O/P)	50	Output signal to indicate the chip is busy processing data. BUSY is high when the chip is active.
47	45	GND2 (I/P)	51	Analog and some digital circuit ground pin.
48	46	MICOUT (O/P)	52	The output terminal of the built-in microphone operational amplifier. Output signal has been biased to $1/2 V_{DD}$ and can be directly connected to AD1 terminal. This pin can not have DC path to GND in standby state, or it will have DC power dissipation.
NA	5	TOY1 (I/P)	7	This pin is only available for TOY applications. (i. e. UM93510C). When triggered, this pin will cause the first quarter of the data on the 256K ROM to be played. It is pulled low internally.
NA	6	TOY2 (I/P)	8	This pin is only available for TOY applications. (i. e. UM93510C). When triggered, this pin will cause the second quarter of the data on the 256K ROM to be played. It is pulled low internally.
NA	35	TOY3 (I/P)	37	This pin is only available for TOY applications. (i. e. UM93510C). When triggered, this pin will cause the third quarter of the data on the 256K ROM to be played. It is pulled low internally.
NA	37	TOY4 (I/P)	39	This pin is only available for TOY applications. (i. e. UM93510C). When triggered, this pin will cause the last quarter of the data on the 256K ROM to be played. It is pulled low internally.

Telephone Related
Products

- Notes:
- The debounce time for all input control trigger pins is 23 ms for all sample rates.
 - The chip can not accept a new input trigger signal if any control pin has already been triggered. No new trigger signals can be accepted until the chip enters the standby state.
 - When the chip is used in an announce phone or an answering machine:
 - If the sample rate is 32 KHz, two SRAMs are required to store the data. One SRAM can be used, but will only store eight seconds of data, then wait another eight seconds before stopping.
 - If the sample rate is 16 KHz or 22 KHz, only one SRAM needs to be connected to $\overline{CS1}$. It will not activate $\overline{CS2}$.
 - When the chip is used in toy applications, the 32 KHz sample rate is not used to synthesize speech. One SRAM chip can be connected to $\overline{CS1}$ or one ROM chip to $\overline{CS2}$, or one SRAM chip to $\overline{CS1}$ and one ROM chip to $\overline{CS2}$.
 - NA: Not available
 - The difference between the UM93510 A and B is the CTL and KTO output timings shown in Timing Waveform(3).



T-75-07-15
UM93510 A/B/C

Functional Description:

The UM93510 A/B/C is a voice processing and reproducing chip which can be used in both answering machine and toy applications. The input voice signals are processed into digital signals using the ADM (Adaptive Delta Modulation) algorithm. The digital data will be reproduced into analog voice signals when proper trigger conditions occur.

(a) UM93510 A/B

This chip can go into play mode by connecting the PLAY 2 pin to logical 1 level for a period more than 23 ms de-bounce time or by connecting the PLAY 1 pin to a logical 0 level for more than 7.5 sec. For answering machine or announce phone applications PLAY 1 is normally connected to a ringer detect circuit.

Note: The UM93510A will go into standby mode after the stored data is played while the UM93510B will enable the recorder for about 36 sec. The differences between A and B versions is shown in Timing Waveform (3).

(b) UM93510C

This chip can be triggered into play mode by either connecting PLAY 2 to logical 1 or connecting one of the TOY1, TOY2, TOY3, TOY4 to logical 1 level. The de-bounce time of the above pins is 23 ms.

The sample rate of 32K Hz, 22K Hz, 16K Hz can be selected by the SRS pin connecting to the HIGH, LOW, or

FLOATING condition respectively. When the 32K Hz sample rate is selected two 256K SRAM should be used.

Absolute Maximum Ratings*

Power Supply Voltage -0.3V to +6.0V
Apply Voltage on Any Pin -0.5V to $V_{DD} + 0.5V$
Maximum Power Dissipation (at 25°C) 500 mW
Operating Temperature (T_{OP}) -20°C to +70°C
Storage Temperature (T_{STG}) -55°C to +150°C

Recommended Operating Conditions

Supply Voltage (V_{DD}) 4.5V to 5.5V
Input Voltage (V_{in}) 0V to V_{DD}
Output Voltage (V_{out}) 0V to V_{DD}

*Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional Operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics ($V_{DD} = 4.5V$, $V_{SS} = 0V$, $F_{OSC} = 3.579545$ MHz, $T_{OP} = 25^\circ C$, unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Operating voltage	V_{DD}	4.0		5.5	V	
Supply Operating current	I_{dd}			4.0	mA	Oscillator running, all outputs unloaded
Standby Current	I_{sb}			2.0	μA	Oscillator not running, all outputs unloaded
Digital output sink current (1)	I_{do11}		0.5		mA	$V_{ol} = 0.8V$
Digital output source current (1)	$ I_{do12} $		0.5		mA	$V_{oh} = 2.4V$
Resistor Load to get full swing of Analog output	R_{ALD}	15			K Ω	Test circuit (2)
Digital input voltage rating	V_{dil}			0.8	V	
	V_{dih}	2.4				
Digital output voltage rating	V_{dol}			0.8	V	$I_{do11} = 0.5$ mA
	V_{doh}	2.4				$I_{do12} = 0.5$ mA
Analog output voltage rating	V_{aol}	0.25		0.75	V_{DD}	$R_L > 5$ K Ω

Note: 1. Pins BUSY, CTL, CS1, CS2, RW, A0 - A14, D0 - D7
2. Pins FILOUT, DAO, MICOUT



UM93510 A/B/C

T-75-07-15


AC Electrical Characteristics

($V_{DD} = 4.5V$, $V_{SS} = 0V$, $F_{OSC} = 3,579545 \text{ MHz}$, $T_{OP} = 25^{\circ}C$, unless otherwise specified)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Key debounce time	Tkdb			23		mS
Key-in-tone duration	Tkit	sample rate 16K 22K 32K		224 163 112		mS
Key-in-tone frequency	Fkit	sample rate 16K 22K 32K		500 688 500		Hz
Period of announcement output	Tplay	256K or 512K memory maximum			16	Sec
Trigger period of incoming ringer signal	Tring	sample rate 16K 22K 32K		12.5 12.0 12.5		Sec
Recording period for answer machine	Trec			36		Sec
Time between ringer signals	Trs				4	Sec
Oscillator start up time	Tstart				50	mS

Timing Waveform

(1) Timing Waveform for TOY1, TOY2, TOY3, TOY4




Tkit: Key tone output period 224 ms or 163 ms
Tplay: Play or announcement period, 64K memory



UM93510 A/B/C

T-75-07-15

(2) Timing Waveform for Recording and Reproducing (for UM93510A/B/C)




Tkit: Key Tone output Period 224 ms or 163 ms or 112 ms

Tplay: Play or Recording Period, maximum memory space: 256K or 512K

Note: The UM93510C, KTO pin is not available.

(3) Timing Diagram for Announcement-Recording (for UM93510A/B)



Tring: Trigger period of incoming ringer signal, 12 sec


Tkit: Key tone output period 224 ms or 163 ms or 112 ms

Tplay: Play or recording period, maximum memory space: 256K or 512K

Trec: Recording period for answering machine, 36 sec

NOTE: For announce phone, these states are replaced by standby state during this period.
i. e. the KTO signal always stays at low, and the CTL signal has the same waveform as the BUSY signal.

ANNOUNCE PHONE APPLICATION (UM93510A)




Telephone Related Products



UM93510 A/B/C


TOY APPLICATION

T-75-07-15



Notes: FILOUT is $\frac{1}{4}V_{DD} \sim \frac{3}{4}V_{DD}$ analog signal. Its output maximum current, I_{max} , is about 0.2 mA.

REFERENCE CIRCUIT FOR EXTERNAL AMPLIFIER







UM93510 A/B/C

T-75-07-15

Test Circuit (1)



Test Circuit (2)



Ordering Information

Part No.	Application	Package Information
UM93510AF	Announcing phone	48-pin Flat pack
UM93510BF	Answering machine	48-pin Flat pack
UM93510CF	Toy Application	48-pin Flat pack
UM93510AH	Announcing phone & Toy	Chip Form
UM93510BH	Answering machine & Toy	Chip Form

Telephone Related
Products