

# UNISONIC TECHNOLOGIES CO.,LTD

UR5596 MOS IC

# DDR TERMINATION REGULATOR

#### DESCRIPTION

The UTC **UR5596** is a linear bus termination regulator and designed to meet JEDEC SSTL-2(Stub-Series Terminated Logic) specifications for termination of DDR-SDRAM. It also can be used in SSTL-3 or HSTL(High-Speed Transceiver Logic) scheme. The device contains a high-speed OP AMP to provide excellent response to the load transients, and can deliver 1.5A continuous current and transient peaks up to 3A in the application as required for DDR-SDRAM termination.

The UTC **UR5596** also incorporates a  $V_{\text{SENSE}}$  pin to provide superior load regulation and a  $V_{\text{REF}}$  output as a reference for the chipset and DIMMs. Besides, an active low shutdown (SHDN) pin provides Suspend To RAM (STR) functionality. When SHDN is pulled low the  $V_{\text{TT}}$  output will tri-state providing a high impedance output, but,  $V_{\text{REF}}$  will remain active. A power savings advantage can be obtained in this mode through lower quiescent current.


Regarding the output,  $V_{TT}$  is capable of sinking and sourcing current while regulating the output voltage equal to  $V_{DDQ}/2$ . The output stage has been designed to maintain excellent load regulation while preventing shoot through. The UTC **UR5596** also incorporates two distinct power rails that separates the analog circuitry from the power output stage. This allows a split rail approach to be utilized to decrease internal power dissipation and permits UTC **UR5596** to provide a termination solution for DDRII SDRAM.

## ■ FEATURES

- \* Source and sink current
- \* Low output voltage offset
- \* No external resistors required
- \* Linear topology
- \* Suspend To Ram (STR) functionality
- \* Low external component count
- \* Thermal shutdown protection


## ORDERING INFORMATION

Ordering	Dackago	Dooking		
Normal	Lead Free Plating	Package	Packing	
UR5596-S08-R	UR5596L-S08-R	SOP-8	Tape Reel	
UR5596-S08-T	UR5596L-S08-T	SOP-8	Tube	



\*Pb-free plating product number: UR5596L


## ■ PIN CONFIGURATION



## **■ PIN DESCRIPTION**

PIN NO.	PIN NAME	PIN FUNCTION
1	GND	Ground
2	SHDN	Shutdown
3	$V_{SENSE}$	Feedback pin for regulating V <sub>TT</sub> .
4	$V_{REF}$	Buffered internal reference voltage of V <sub>DDQ</sub> /2
5	$V_{DDQ}$	Input for internal reference equal to V <sub>DDQ</sub> /2
6	$AV_{IN}$	Analog input pin
7	$PV_{IN}$	Power input pin
8	$V_{TT}$	Output voltage for connection to termination resistors

## **■ BLOCK DIAGRAM**



## **■ ABSOLUTE MAXIMUM RATINGS**

PARAMETER		SYMBOL	RATINGS	UNIT
0 - 1 Mallana	PV <sub>IN</sub> , AV <sub>IN</sub> , V <sub>DDQ</sub> to GND	V <sub>DD</sub>	-0.3 ~ +6	V
Supply Voltage	AV <sub>IN</sub> to GND(Note 1)	$V_{DD}$	2.2 ~ 5.5	V
Junction Temperature		TJ	125	$^{\circ}\mathbb{C}$
Operation Temperature(Note 2)		$T_{OPR}$	-20 ~ +85	$^{\circ}\mathbb{C}$
Storage Temperature		$T_{STG}$	-40 ~ +150	$^{\circ}\mathbb{C}$
Thermal Resistance Junction-Ambient		heta JA	150	°C/W

- Note: 1.Signified recommend operating range that indicates conditions for which the device is intended to be functional, but does not guarantee specific performance limits.
  - 2.The device is guaranteed to meet performance specification within  $0^{\circ}\text{C} \sim 70^{\circ}\text{C}$  operating temperature range and assured by design from  $-20^{\circ}\text{C} \sim +85^{\circ}\text{C}$ .
  - 3. Absolute maximum ratings indicate limits beyond which damage to the device may occur.

## **■ ELECTRICAL CHARACTERISTICS**

(T<sub>J</sub>=25°C, V<sub>IN</sub>=AV<sub>IN</sub>=PV<sub>IN</sub>=2.5V, V<sub>DDQ</sub>=2.5V, unless otherwise specified).

PARAMETER	₹	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>REF</sub> Voltage		$V_{REF}$	$V_{IN} = V_{DDQ} = 2.3V$	1.135	1.158	1.185	V
			$V_{IN} = V_{DDQ} = 2.5V$	1.235	1.258	1.285	
			$V_{IN} = V_{DDQ} = 2.7V$	1.335	1.358	1.385	
	I <sub>OUT</sub> = 0A	V <sub>TT</sub>	$V_{IN} = V_{DDQ} = 2.3V$	1.125	1.159	1.190	V
			$V_{IN} = V_{DDQ} = 2.5V$	1.225	1.259	1.290	
V Output Voltago			$V_{IN} = V_{DDQ} = 2.7V$	1.325	1.359	1.390	
V <sub>TT</sub> Output Voltage			$V_{IN} = V_{DDQ} = 2.3V$	1.125	1.159	1.190	
	$I_{OUT} = \pm 1.5A$		$V_{IN} = V_{DDQ} = 2.5V$	1.225	1.259	1.290	
			$V_{IN} = V_{DDQ} = 2.7V$	1.325	1.359	1.390	
Minimum Shutdown Level	High	$V_{IH}$		1.9			V
Iviinimum Shuldown Levei	Low	$V_{IL}$				8.0	
		Vos <sub>TT</sub>	I <sub>OUT</sub> = 0A	-20	0	20	
V <sub>TT</sub> Output Voltage Offset (\	V <sub>TT</sub> Output Voltage Offset (V <sub>REF</sub> - V <sub>TT</sub> )		I <sub>OUT</sub> = -1.5A	-25	0	25	mV
		$V_{TT}$	I <sub>OUT</sub> = +1.5A	-25	0	25	
Quiescent Current		ΙQ	I <sub>OUT</sub> = 0A		320	500	μΑ
Quiescent Current in Shutdown		$I_{SD}$	SD = 0V		115	150	μΑ
Shutdown Leakage Current		$I_{Q\_SD}$	SD = 0V		2	5	μΑ
V <sub>TT</sub> Leakage Current in Shu	tdown	l <sub>V</sub>	SD = 0V V <sub>TT</sub> = 1.25V		1	10	μΑ
V <sub>SENSE</sub> Input Current		I <sub>SENSE</sub>			13		nA
V <sub>REF</sub> Output Impedance		Z <sub>VREF</sub>	I <sub>REF</sub> = -30 ~ +30 μA		2.5	_	kΩ
V <sub>DDQ</sub> Input Impedance		Z <sub>VDDQ</sub>			100	_	kΩ
Thermal Shutdown		$T_{SD}$			165		$^{\circ}\!\mathbb{C}$
Thermal Shutdown Hysteres	sis	T <sub>SD-HYS</sub>			10		$^{\circ}\mathbb{C}$

#### PIN DESCRIPTIONS

## AVIN, PVIN

Input supply pins.  $AV_{IN}$  is used to supply all the internal analog circuits and  $PV_{IN}$  is used to provide the output stage to create  $V_{TT}$ . These pins have the capability to work off separate supplies depending on the application. Higher voltages on  $PV_{IN}$  will increase the maximum continuous output current because of output RDSON limitations at voltages close to  $V_{TT}$ . But the internal power loss will also increase, thermally limiting the design. If the junction temperature exceeds the thermal shutdown than the part will enter a shutdown state identical to the manual shutdown where  $V_{TT}$  is tri-stated and  $V_{REF}$  remains active.

For SSTL-2 applications, a good compromise would be to connect the  $AV_{IN}$  and  $PV_{IN}$  directly together at 2.5V. This eliminates the need for bypassing the two supply pins separately. The only limitation on input voltage selection is that  $PV_{IN}$  must be equal to or lower than  $AV_{IN}$ . It is recommended to connect  $PV_{IN}$  to voltage rails equal to or less than 3.3V to prevent the thermal limit from tripping because of excessive internal power dissipation.

#### $V_{DDQ}$

The input pin used to create the internal reference voltage from a resistor divider of two internal  $50k\Omega$  resistors for regulating  $V_{TT}$  and to guarantee  $V_{TT}$  will track  $V_{DDQ}/2$  precisely. As a remote sense by connecting  $V_{DDQ}$  directly to the 2.5V rail for SSTL-2 applications is an optimal implementation of  $V_{DDQ}$  at the DIMM. This ensures that the reference voltage tracks the DDR memory rails precisely without a large voltage drop from the power lines.

#### **V**SENSE

The sense pin supply improved remote load regulation, if remote load regulation is not used then the  $V_{\text{SENSE}}$  pin must still be connected to  $V_{\text{TT}}$ . A long trace will cause a significant IR drop resulting in a termination voltage lower at one end of the bus than the other. Connect  $V_{\text{SENSE}}$  pin to the middle of the bus to provide a better distribution across the entire termination bus then DDR performance will be improved. Take notice of when a long  $V_{\text{SENSE}}$  trace is implemented in close proximity to the memory, noise pickup in the  $V_{\text{SENSE}}$  trace can cause problems with precise regulation of  $V_{\text{TT}}$ . A ceramic capacitor of 0.1uF is placed to next the  $V_{\text{SENSE}}$  pin can help filter any high frequency signals and preventing errors.

### V<sub>REF</sub>

 $V_{REF}$  supply the buffered output of the internal reference voltage  $V_{DDQ}/2$ . This output delivers the reference voltage for the Northbridge chipset and memory. Since these inputs are typically extremely high impedance, there should be little current drawn from  $V_{REF}$ . A  $0.1\mu F\sim0.01\mu F$  ceramic capacitor could be used to acquire better performance, located close to the pin to help with noise. This output remains active during the shutdown state and thermal shutdown events for the suspend to RAM functionality.

## $V_{TT}$

 $V_{TT}$  is a regulated output for the bus resistors termination of DDR-SDRAM. It can track precisely the  $V_{DDQ}/2$  voltage with the sinking and sourcing current capability. The UTC **UR5596** is designed to handle peak transient currents of up to  $\pm$  3A with a fast transient response. If a transient is expected to remain above the maximum continuous current rating for a significant amount of time then the output capacitor size should be large enough to prevent an excessive voltage drop.

Although UTC **UR5596** can handle large transient output currents, but it can not handling these for long durations since the limited thermal dissipation capability of SOP-8 package. If large currents are required for longer durations, then must ensure the maximum junction temperature is not exceeded, otherwise, the maximum output current will be degraded with heating. Proper thermal de-rating should always be used. While the temperature beyond the junction temperature, the thermal shutdown protection will be functioned, then V<sub>TT</sub> will tri-state until the part returns below the hysteretic trigger point.

## ■ CAPACITOR SELECTION

A capacitor is recommended for improve performance during large load transients to prevent the input rail from dropping, even though **UR5596** does not require for input stability. The input capacitor should be located as close as possible to the  $PV_{IN}$  pin. The typical recommended value for AL electrolytic capacitors is 50  $\mu$ F and 10  $\mu$ F with X5R or better for Ceramic capacitors. If  $AV_{IN}$  and  $PV_{IN}$  are separated, the  $47\mu$ F capacitor should be placed as close to possible to the  $PV_{IN}$  rail. An additional 0.1 $\mu$ F ceramic capacitor can be placed on the AVIN rail to prevent excessive noise from coupling into the device.

UTC **UR5596** has been designed to be insensitive of output capacitor size or ESR (Equivalent Series Resistance). The choice for output capacitor depends on the application and the requirements for load transient response of  $V_{TT}$ . As a general recommendation the output capacitor should be sized above 100  $\mu$ F with a low ESR for SSTL applications with DDR-SDRAM. The value of ESR should be determined by the maximum current spikes expected and the extent at which the output voltage is allowed to droop.

## **■ THERMAL DISSIPATION**

The UR5596 will generate heat result from internal power dissipation when current flow working. The device might be damaged any beyond maximum junction temperature rating. The maximum allowable internal temperature rise  $(T_{Rmax})$  can be calculated given the maximum ambient temperature  $(T_{Amax})$  of the application and the maximum allowable junction temperature  $(T_{Jmax})$ .

$$T_{Rmax} = T_{Jmax} - T_{Amax}$$

From this equation, the maximum power dissipation (P<sub>Dmax</sub>) of the part can be calculated:

$$P_{Dmax} = T_{Rmax} / \theta_{JA}$$

The  $\theta_{JA}$  of UR5596 can be calculated (refer to JEDEC standard) and will depend on several package type, materials, ambient air temperature and so on.

## **■ TYPICAL APPLICATION CIRCUITS**

Following demonstrate several different application circuits to illustrate some of the options that are possible in configuring the UTC UR5596. The individual circuit performance can be found in the Typical Performance Characteristics that curve graphs illustrate how the maximum output current is affected by changes in  $AV_{IN}$  and  $PV_{IN}$ .

## STUB-SERIES TERMINATED LOGIC(SSTL) TERMINATION SCHEME

SSTL was created to improve signal integrity of the data transmission across the memory bus. This termination scheme is essential to prevent data error from signal reflections while transmitting at high frequencies encountered with DDR-SDRAM. Class II single parallel termination(SSTL-2) is the most popular termination form. It involves one  $R_S$  series resistor from the chipset to the memory and one  $R_T$  termination resistor (refer to Figure 1).  $R_S$  and  $R_T$  are changeable to meet the current requirement from UR5596, the recommended values both  $R_S$  and  $R_T$  are 25  $\Omega$ .




Figure 1. SSTL-Termination Scheme

## FOR SSTL-2 APPLICATIONS

For the majority of applications that implement the SSTL- 2 termination scheme, it is recommended to connect all the input rails to the 2.5V rail as Figure 2. This provides an optimal trade-off between power dissipation and component count and selection.




Figure 2. Recommended SSTL-2 Implementation

Figure 3 illustrate another application that the power rails are split when power dissipation or efficiency are concerned. The output stage ( $PV_{IN}$ ) can be as lower as 1.8V, and the analog circuitry ( $AV_{IN}$ ) can be connected to a higher rail such as 2.5V, 3.3V or 5V. This allows the internal power dissipation to be lowered when sourcing current from  $V_{TT}$ , but the disadvantage of this circuit is the maximum continuous current is reduced.




Figure 3. Lower Power Dissipation SSTL-2 Implementation

The third optional application is that  $PV_{IN}$  connect to 3.3V and  $AV_{IN}$  will be always limited to operation on the 3.3V or 5V to always equal or higher than  $PV_{IN}$ . This configuration has the ability to provide the maximum continuous output current at the downside of higher thermal dissipation. The power dissipation increasing problem must be careful to prevent the junction temperature to exceed the maximum ranting. Because of this risk it is not recommended to supply the output stage with a voltage higher than a nominal 3.3V rail.




Figure 4. SSTL-2 Implementation with higher voltage rails

## FOR DDR-II APPLICATIONS

As a result of the separate  $V_{DDQ}$  pin and an internal resistor divider, **UR5596** can be utilized in DDR-II system, figure 5 and 6 show two recommended circuits in DDR-II SDRAM application. The output stage is connected to the 1.8V rail and the  $AV_{IN}$  pin can be connected to either a 3.3V or 5V rail. If it is not desirable to use the 1.8V rail it is possible to connect the output stage to a 3.3V rail. The power dissipation increasing concern must be careful as well SSTL-II application. The advantage of configuration of figure 6 is that it has the ability to source and sink a higher maximum continuous current.




Figure 5. Recommended DDR-II Termination








Figure 6. DDR-II Termination with higher voltage rails


## **■ TYPICAL PERFORMANCE CHARACTERISTICS**
















# ■ TYPICAL PERFORMANCE CHARACTERISTICS(cont.)


Maximum Sourcing Current vs AVIN




Maximum Sourcing Current vs AV<sub>N</sub>




Maximum Sinking Current vs AV<sub>IN</sub>
(V<sub>DDO</sub>=2.5V)




Maximum Sourcing Current vs AV<sub>N</sub>



Maximum Sinking Current vs  $AV_{IN}$  ( $V_{DDQ}$ =1.8V)



Maximum Sourcing Current vs AV<sub>IN</sub> (V<sub>DDQ</sub>=1.8V, PV<sub>IN</sub>=3.3V)



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.