



128Kx32 3.3V SRAM MODULE *PRELIMINARY**

FEATURES

- Access Times of 15**, 17, 20, 25, 35ns
- MIL-STD-883 Compliant Devices Available
- Low Voltage Operation
- Packaging
 - 66-pin, PGA Type, 1.075 inch square Hermetic Ceramic HIP (Package 400)
 - 68 lead, Hermetic CQFP (G2U), 22.4mm (0.880 inch) square (Package 510), 3.56mm (0.140 inch) high.
 - 68 lead, Hermetic CQFP (G1U)¹, 23.9mm (0.940 inch) square (Package 519), 3.56mm (0.140 inch) high.
 - 68 lead, Hermetic CQFP (G1T), 23.9mm (0.940 inch) square (Package 524), 4.06mm (0.160 inch) high.

- Organized as 128Kx32; User Configurable as 256Kx16 or 512Kx8
- Commercial, Industrial and Military Temperature Ranges
- 3.3 Volt Power Supply
- Low Power CMOS
- TTL Compatible Inputs and Outputs
- Built-in Decoupling Caps and Multiple Ground Pins for Low Noise Operation
- Weight
 - WS128K32V-XG2UX - 8 grams typical
 - WS128K32NV-XH1X - 13 grams typical
 - WS128K32V-XG1UX¹ - 5 grams typical
 - WS128K32V-XG1TX - 5 grams typical


**This data sheet describes a product under development, not fully characterized, and is subject to change without notice.*

***Commercial and Industrial only.*

Note 1: Package Not Recommended For New Design

FIG. 1 PIN CONFIGURATION FOR WS128K32NV-XH1X


TOP VIEW



PIN DESCRIPTION

I/O ₀₋₃₁	Data Inputs/Outputs
A ₀₋₁₆	Address Inputs
\overline{WE}_{1-4}	Write Enables
\overline{CS}_{1-4}	Chip Selects
\overline{OE}	Output Enable
V _{CC}	Power Supply
GND	Ground
NC	Not Connected

BLOCK DIAGRAM







FIG. 2 PIN CONFIGURATION FOR WS128K32V-XG1TX, WS128K32V-XG2UX AND WS128K32V-XG1UX¹


TOP VIEW



PIN DESCRIPTION

I/O0-31	Data Inputs/Outputs
A0-16	Address Inputs
\overline{WE}_{1-4}	Write Enables
\overline{CS}_{1-4}	Chip Selects
\overline{OE}	Output Enable
Vcc	Power Supply
GND	Ground
NC	Not Connected

BLOCK DIAGRAM



Note 1: Package Not Recommended For New Design



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Unit
Operating Temperature	T _A	-55	+125	°C
Storage Temperature	T _{STG}	-65	+150	°C
Signal Voltage Relative to GND	V _G	-0.5	4.6	V
Junction Temperature	T _J		150	°C
Supply Voltage	V _{CC}	-0.5	5.5	V

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V _{CC}	3.0	3.6	V
Input High Voltage	V _{IH}	2.2	V _{CC} + 0.3	V
Input Low Voltage	V _{IL}	-0.3	+0.8	V

TRUTH TABLE

\overline{CS}	\overline{OE}	\overline{WE}	Mode	Data I/O	Power
H	X	X	Standby	High Z	Standby
L	L	H	Read	Data Out	Active
L	X	L	Write	Data In	Active
L	H	H	Out Disable	High Z	Active


**CAPACITANCE
(T_A = +25°C)**

Parameter	Symbol	Conditions	Max	Unit
\overline{OE} capacitance	C _{OE}	V _{IN} = 0 V, f = 1.0 MHz	50	pF
\overline{WE} ₁₋₄ capacitance HIP (PGA) CQFP G2U/G1U/G1T	C _{WE}	V _{IN} = 0 V, f = 1.0 MHz	20	pF
			20	
\overline{CS} ₁₋₄ capacitance	C _{CS}	V _{IN} = 0 V, f = 1.0 MHz	20	pF
Data I/O capacitance	C _{I/O}	V _{I/O} = 0 V, f = 1.0 MHz	20	pF
Address input capacitance	C _{AD}	V _{IN} = 0 V, f = 1.0 MHz	50	pF

This parameter is guaranteed by design but not tested.

**DC CHARACTERISTICS
(V_{CC} = 3.3V ± 0.3V, V_{SS} = 0V, T_A = -55°C TO +125°C)**

Parameter	Sym	Conditions			Units
			Min	Max	
Input Leakage Current	I _{LI}	V _{IN} = GND to V _{CC}		10	µA
Output Leakage Current	I _{LO}	\overline{CS} = V _{IH} , \overline{OE} = V _{IH} , V _{OUT} = GND to V _{CC}		10	µA
Operating Supply Current (x 32 Mode)	I _{CC} x 32	\overline{CS} = V _{IL} , \overline{OE} = V _{IH} , f = 5MHz		500	mA
Standby Current	I _{SB}	\overline{CS} = V _{IH} , \overline{OE} = V _{IH} , f = 5MHz		32	mA
Output Low Voltage	V _{OL}	I _{OL} = 8mA		0.4	V
Output High Voltage	V _{OH}	I _{OH} = -4.0mA	2.4		V



AC CHARACTERISTICS
(V_{CC} = 3.3V, T_A = -55°C TO +125°C)

Parameter	Symbol	-15*		-17		-20		-25		-35		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	15		17		20		25		35		ns
Address Access Time	t _{AA}		15		17		20		25		35	ns
Output Hold from Address Change	t _{OH}	0		0		0		0		0		ns
Chip Select Access Time	t _{ACS}		15		17		20		25		35	ns
Output Enable to Output Valid	t _{OE}		10		11		12		15		20	ns
Chip Select to Output in Low Z	t _{CLZ} ¹	5		5		5		5		5		ns
Output Enable to Output in Low Z	t _{OLZ} ¹	5		5		5		5		5		ns
Chip Disable to Output in High Z	t _{CHZ} ¹		8		9		10		12		15	ns
Output Disable to Output in High Z	t _{OHZ} ¹		8		9		10		12		15	ns

1. This parameter is guaranteed by design but not tested.

* Commercial and Industrial only.


AC CHARACTERISTICS
(V_{CC} = 3.3V, T_A = -55°C TO +125°C)

Parameter	Symbol	-15*		-17		-20		-25		-35		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{WC}	15		17		20		25		35		ns
Chip Select to End of Write	t _{CW}	13		14		15		20		30		ns
Address Valid to End of Write	t _{AW}	13		14		15		20		30		ns
Data Valid to End of Write	t _{DW}	10		11		12		15		18		ns
Write Pulse Width	t _{WP}	13		14		15		20		30		ns
Address Setup Time	t _{AS}	0		0		0		0		0		ns
Address Hold Time	t _{AH}	0		0		0		0		0		ns
Output Active from End of Write	t _{OW} ¹	5		5		5		5		5		ns
Write Enable to Output in High Z	t _{WHZ} ¹		8		9		10		10		15	ns
Data Hold Time	t _{DH}	0		0		0		0		0		ns

1. This parameter is guaranteed by design but not tested.

* Commercial and Industrial only.

FIG. 3 AC TEST CIRCUIT



AC TEST CONDITIONS

Parameter	Typ	Unit
Input Pulse Levels	V _{IL} = 0, V _{IH} = 3.0	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

Notes:

V_Z is programmable from -2V to +7V.

I_{OL} & I_{OH} programmable from 0 to 16mA.

Tester Impedance Z_o = 75Ω.

V_Z is typically the midpoint of V_{OH} and V_{OL}.

I_{OL} & I_{OH} are adjusted to simulate a typical resistive load circuit.

ATE tester includes jig capacitance.



FIG. 4 TIMING WAVEFORM - READ CYCLE




FIG. 5 WRITE CYCLE - \overline{WE} CONTROLLED






FIG. 6 WRITE CYCLE - \overline{CS} CONTROLLED






PACKAGE 400: 66 PIN, PGA TYPE, CERAMIC HEX-IN-LINE PACKAGE, HIP (H1)



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES




PACKAGE 510: 68 LEAD, LOW PROFILE CERAMIC QUAD FLAT PACK, CQFP (G2U)



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

PACKAGE 519: 68 LEAD, CERAMIC QUAD FLAT PACK, CQFP (G1U)¹




ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

Note 1: Package Not Recommended For New Design



PACKAGE 524: 68 LEAD, CERAMIC QUAD FLAT PACK, LOW PROFILE CQFP (G1T)



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES



ORDERING INFORMATION

W S 128K 32 X V - XXX X X X

LEAD FINISH:

- Blank = Gold plated leads
- A = Solder dip leads

DEVICE GRADE:

- M = Military Screened -55°C to +125°C
- I = Industrial -40°C to +85°C
- C = Commercial 0°C to +70°C

PACKAGE TYPE:

- H1 = Ceramic Hex-In-line Package, HIP (Package 400)
- G2U = 22.4mm Ceramic Quad Flat Pack, Low Profile CQFP (Package 510)
- G1U¹ = 23.9mm Ceramic Quad Flat Pack, Low Profile CQFP (Package 519)
- G1T = 23.9mm Ceramic Quad Flat Pack, Low Profile CQFP (Package 524)

ACCESS TIME (ns)

LOW VOLTAGE SUPPLY 3.3V ± 10%

IMPROVEMENT MARK:

- N = No Connect at pins 8, 21, 28, 39 in HIP for upgrade. (H1 only)

ORGANIZATION, 128Kx32

- User configurable as 256Kx16 or 512Kx8

SRAM

WHITE ELECTRONIC DESIGNS CORP.

Note 1: Package Not Recommended For New Design