E0404E41 (Wolfson) - DDR2 > EDE1104AASE * Double-data-rate architecture; two data transfers per clock cycle * The high-speed data transfer is realized by the 4 bits prefetch pipelined architecture * Bi-directional differential data strobe (DQS and /DQS) is transmitted/received with data for capturing data at the receiver * DQS is edge-aligned with data for READs; centeraligned with data for WRITEs * Differential clock inputs (CK and /CK) * DLL aligns DQ and DQS transitions with CK transitions * Commands en, DDR2 SDRAM

Archive 1.687.043 components

Datasheets

Cross-reference

Search field	Component part name	Manufacturer

E0404E41 (Wolfson)

Electronic component documentation (datasheet) «E0404E41» (DDR2 SDRAM), manufacturer Wolfson. Download datasheet file:

Datasheet E0404E41 manufacturer Wolfson

Partname	E0404E41
Description	DDR2 > EDE1104AASE * Double-data-rate architecture; two data transfers per clock cycle * The high-speed data transfer is realized by the 4 bits prefetch pipelined architecture * Bi-directional differential data strobe (DQS and /DQS) is transmitted/received with data for capturing data at the receiver * DQS is edge-aligned with data for READs; centeraligned with data for WRITEs * Differential clock inputs (CK and /CK) * DLL aligns DQ and DQS transitions with CK transitions * Commands en
Functional	DDR2 SDRAM
Manufacturer	Wolfson Microelectronics plc
Site	www.wolfson.co.uk

Size	Pages: 65, 687.89Kb
Download file	Adobe PDF WinZIP archive
Preview	HTML priview

ChipFind: search «E0404E41» on Russian online stock