

FEATURES

- Micro-power Bipolar supply
- Complies with Bellcore and ITU-T specifications
- On-chip high-frequency PLL for clock generation
- Supports 2.488 Gbps (OC-48)
- Reference frequency of 155.52 MHz
- Interface to both LVPECL and LVTTTL logic
- 16-bit LVPECL data path
- Compact 80 PQFP/TEP package
- Diagnostic loopback mode
- Line loopback
- Lock detect
- Low jitter LVPECL interface
- Internal FIFO to decouple transmit clocks
- Single 3.3V supply

APPLICATIONS

- SONET/SDH-based transmission systems
- SONET/SDH modules
- SONET/SDH test equipment
- ATM over SONET/SDH
- DWDM Systems
- Section repeaters
- Add Drop Multiplexers (ADM)
- Broad-band cross-connects
- Fiber optic terminators
- Fiber optic test equipment


GENERAL DESCRIPTION

The S3083 SONET/SDH MUX chip is a fully integrated serialization SONET OC-48 (2.488 Gbps) interface device. The chip performs all necessary parallel-to-serial functions in conformance with SONET/SDH transmission standards. The device is suitable for SONET-based ATM applications. Figure 1 shows a typical network application.

On-chip clock synthesis PLL components are contained in the S3083 MUX chip allowing the use of a slower external transmit clock reference. The chip can be used with 155.52 MHz reference clock, in support of existing system clocking schemes.

The low jitter LVPECL interface guarantees compliance with the bit-error rate requirements of the Bellcore and ITU-T standards. The S3083 is packaged in a 80 PQFP/TEP, offering designers a small package outline.

Figure 1. System Block Diagram



SONET OVERVIEW

Synchronous Optical Network (SONET) is a standard for connecting one fiber system to another at the optical level. SONET, together with the Synchronous Digital Hierarchy (SDH) administered by the ITU-T, forms a single international standard for fiber interconnect between telephone networks of different countries. SONET is capable of accommodating a variety of transmission rates and applications.

The SONET standard is a layered protocol with four separate layers defined. These are:

- Photonic
- Section
- Line
- Path

Figure 2 shows the layers and their functions. Each of the layers has overhead bandwidth dedicated to administration and maintenance. The photonic layer simply handles the conversion from electrical to optical and back with no overhead. It is responsible for transmitting the electrical signals in optical form over the physical media. The section layer handles the transport of the framed electrical signals across the optical cable from one end to the next. Key functions of this layer are framing, scrambling, and error monitoring. The line layer is responsible for the reliable transmission of the path layer information stream carrying voice, data, and video signals. Its main functions are synchronization, multiplexing, and reliable transport. The path layer is responsible for the actual transport of services at the appropriate signaling rates.

Data Rates and Signal Hierarchy

Table 1 contains the data rates and signal designations of the SONET hierarchy. The lowest level is the basic SONET signal referred to as the synchronous transport signal level-1 (STS-1). An STS-*N* signal is made up of *N* byte-interleaved STS-1 signals. The optical counter-

part of each STS-*N* signal is an optical carrier level-*N* signal (OC-*N*). The S3083 chip supports the OC-48 data rate (2.488 Gbps).

Frame and Byte Boundary Detection

The SONET/SDH fundamental frame format for STS-48 consists of 144 transport overhead bytes followed by Synchronous Payload Envelope (SPE) bytes. This pattern of 144 overhead and 4176 SPE bytes is repeated nine times in each frame. Frame and byte boundaries are detected using the A1 and A2 bytes found in the transport overhead. (See Figure 3.)

For more details on SONET operations, refer to the Bellcore SONET standard document.

Figure 2. SONET Structure





Table 1. SONET Signal Hierarchy

Elec.	CCITT	Optical	Data Rate (Mbps)
STS-1		OC-1	51.84
STS-3	STM-1	OC-3	155.52
STS-12	STM-4	OC-12	622.08
STS-24	STM-8	OC-24	1244.16
STS-48	STM-16	OC-48	2488.32

Figure 3. STS-48/OC-48 Frame Format



S3083 ARCHITECTURE/FUNCTIONAL DESIGN

MUX OPERATION

The S3083 performs the serializing stage in the processing of a transmit SONET STS-48 bit serial data stream. It converts the byte serial 155.52 Mbyte/sec data stream to bit serial format at 2.488 Gbps. Diagnostic loopback is provided (transmitter to receiver), and Line Loopback is also provided (receiver to transmitter).

A high-frequency bit clock is generated from a 155.52 MHz frequency reference by using a frequency synthesizer consisting of an on-chip phase-locked loop circuit with a divider, VCO and loop filter.

Clock Divider and Phase Detector

The Clock Divider and Phase Detector, shown in the block diagram in Figure 4, contains monolithic PLL components that generate signals required to drive the loop filter.

The REFCLK input must be generated from a differential LVPECL crystal oscillator which has a frequency accuracy of better than the value stated in Table 7 in order for the VCOCLK frequency to have the same accuracy required for operation in a SONET system.

In order to meet the 0.01 UI SONET jitter specifications, the maximum reference clock jitter must be guaranteed over the 12 kHz to 20 MHz bandwidth. For details of reference clock jitter requirements, see Table 2.

The on-chip phase detector, which compares the phase relationship between the VCO input and the REFCLK input, drives the loop filter.

Table 2. Reference Jitter Limits

Maximum Reference Clock Jitter in 12 kHz to 20 MHz Band	Operating Mode
1 ps rms	STS-48

Timing Generator

The Timing Generator function, seen in Figure 4, provides two separate functions. It provides a byte rate version of the TSCLK, and a mechanism for aligning the phase between the incoming byte clock and the clock which loads the parallel-to-serial shift register.

The PCLK output is a byte rate version of TSCLK. For STS-48, the PCLK frequency is 155.52 MHz. PCLK is intended for use as a byte speed clock for upstream multiplexing and overhead processing circuits. Using PCLK for upstream circuits will ensure a stable frequency and phase relationship between the data coming into and leaving the S3083 device.

In the parallel-to-serial conversion process, the incoming data is passed from the PICLK byte clock timing domain to the internally generated byte clock timing domain, which is phase aligned to the TSCLK.

The Timing Generator also produces a feedback reference clock to the Phase Detector. A counter divides the synthesized clock down to the same frequency as the reference clock REFCLK.

Parallel-to-Serial Converter

The Parallel-to-Serial converter shown in Figure 4 is comprised of a FIFO and a parallel-to-serial register. The FIFO input latches the data from the PIN[15:0] bus on the rising edge of PICLK. The parallel-to-serial register is a loadable shift register which takes its parallel input from the FIFO output.

An internally generated divide by 16 clock, which is phase aligned to the transmit serial clock as described in the Timing Generator description, activates the parallel data transfer between registers. The serial data is shifted out of the parallel-to-serial register at the TSCLK rate.

FIFO

A FIFO is added to decouple the internal and external (PICLK) clocks. The internally generated divide by 16 clock is used to clock out data from the FIFO. PHINIT and LOCKDET are used to center or reset the FIFO. The PHINIT and LOCKDET signals will center the FIFO after the third PICLK pulse. This is in order to insure that PICLK is stable. This scheme allows the user to have an infinite PCLK to PICLK delay through the ASIC. Once the FIFO is initialized, the PCLK to PICLK delay can have a maximum drift as specified in Table 21.

FIFO Initialization

The FIFO can be initialized in one of the following three ways:

1. During power up, once the PLL has locked to the reference clock provided on the REFCLK pins, the LOCKDET will go active and initialize the FIFO.
2. When RSTB goes active, the entire chip is reset. This causes the PLL to go out of lock and thus the LOCKDET goes inactive. When the PLL reacquires the lock, the LOCKDET goes active and initializes the FIFO. Note: PCLK is held reset when RSTB is active.
3. The user can also initialize the FIFO by giving a positive edge on PHINIT.

During the normal running operation, the incoming data is passed from the PICLK timing domain to the internally generated divide by 16 clock timing domain. Although the frequency of PICLK and the internally generated clock is the same, their phase relationship is arbitrary. To prevent errors caused by short setup or hold times between the two timing domains, the timing generator circuitry monitors the phase relationship between PICLK and the internally

generated clock. When a potential setup or hold time violation is detected, the phase error goes High. When PHERR conditions occur, PHINIT should be activated to recenter the FIFO (at least 2 PCLK periods). This can be done by connecting PHERR to PHINIT. When realignment occurs one to three bytes of data will be lost. The user can also take in the PHERR signal, process it and send an output to PHINIT in such a way that idle bytes are lost during the realignment process. PHERR will go inactive when the realignment is complete. (See Figure 8.)

OTHER OPERATING MODES

Diagnostic Loopback

When the Diagnostic Loopback Enable (DLEB) input is active, a loopback from the transmitter to the receiver at the serial data rate can be set up for diagnostic purposes. The differential serial output clock and data from the transmitter (LSCLK and LSD) is routed to the input of companion device in place of the normal data stream (RSCLK and RSD).

Line Loopback

The Line Loopback circuitry consists of alternate clock and data output drivers. For the S3083, it selects the source of the data and clock which is output on TSD and TSCLK. When the Line Loopback Enable input (LLEB) is inactive, it selects data and clock from the Parallel to Serial Converter block. When LLEB is active, it forces the output data multiplexer to select data and clock from the LLD and LLCLK inputs, and a receive-to-transmit loopback can be established at the serial data rate.

TSCLK Powerdown

The user is advised not to connect pins 56, 57, 58 and 59 if TSCLKP/N output is not used. This should be done to reduce the power and to get the best results on the TSD output.

Table 3. Input Pin Assignment and Descriptions

Pin Name	Level	I/O	Pin #	Description
PIN0 PIN1 PIN2 PIN3 PIN4 PIN5 PIN6 PIN7 PIN8 PIN9 PIN10 PIN11 PIN12 PIN13 PIN14 PIN15	Single-Ended LVPECL	I	25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40	Parallel Data Input. A 155.52 Mbyte/sec word, aligned to the PCLK parallel input clock. PIN[15] is the most significant bit (corresponding to bit 1 of each PCM word, the first bit transmitted). PIN[0] is the least significant bit (corresponding to bit 16 of each PCM word, the last bit transmitted). PIN[15:0] is sampled on the rising edge of PCLK.
PICKP PICKN	Diff. LVPECL	I	22 21	Parallel Input Clock. A 155.52 MHz nominally 50% duty cycle input clock, to which PIN[15:0] is aligned. PCLK is used to transfer the data on the PIN inputs into a holding register in the parallel-to-serial converter. The rising edge of PCLK samples PIN[15:0].
LLDP LLDN	Externally Biased Diff. LVPECL	I	14 15	Line Loopback Data. Inputs normally provided from a companion S3044 device. Used to implement a line loopback function in which the receive serial data and clock signals are regenerated and passed through the S3083 transmitter. Internally terminated.
LLCLKP LLCLKN	Externally Biased Diff. LVPECL	I	11 12	Line Loopback Clock. Inputs normally provided from a companion S3044 device. Used to implement a line loopback function in which the receive serial data and clock signals are regenerated and passed through the S3083 transmitter. Internally terminated.
TESTEN	LVTTTL	I	13	Test Clock Enable. Set high to bypass the VCO using the LLCLK inputs. This mode operates at 2.488 GHz.
REFCLKP REFCLKN	Internally Biased Diff. LVPECL	I	78 77	Reference Clock. Input used as the reference for the internal bit clock frequency synthesizer. Internally terminated and biased.
DLEB	LVTTTL	I	8	Diagnostic Loopback Enable. Active Low. When active, selects diagnostic loopback. When DLEB is inactive, LSD and LSCLK are powered down and inactive. When active, the diagnostic loopback clock, (LSCLK), and data (LSD) outputs are active. TSD remains active in both states of DLEB.
RSTB	LVTTTL	I	9	Master Reset. Reset input for the device, active Low. During reset, PCLK and 155 MCK does not toggle.
PHINIT	LVPECL	I	45	Phase Initialization. Rising edge will realign internal timing.

Table 3. Input Pin Assignment and Descriptions (Continued)

Pin Name	Level	I/O	Pin #	Description
LLEB	LVTTTL	I	5	Line Loopback Enable. Selects Line Loopback. When LLEB is active, the S3083 will route the data from the LLD/LLCLK inputs to the TSD/TSCLK output.
CAP1 CAP2	Analog	I	67 66	Loop Filter Pins. Connections for external loop filter capacitor and resistors. (See Figure 9).

Table 4. Output Pin Assignment and Descriptions

Pin Name	Level	I/O	Pin #	Description
TSCLKP TSCLKN	Diff. CML	O	57 56	Transmit Clock Output. Transmit serial clock output that can be used to retune the TSD signal.
TSDP TSDN	Diff. CML	O	55 54	Transmit Serial Data. Serial data stream signals, normally connected to an optical transmitter module.
PCLKP PCLKN	Diff. LVPECL	O	23 24	Parallel Clock. A reference clock generated by dividing the internal bit clock by sixteen. It is normally used to coordinate byte-wide transfers between upstream logic and the S3083 device.
LSDP LSDN	Low Swing Diff. CML	O	6 7	Loopback Serial Data. Serial data stream signals normally connected to a companion S3044 device for diagnostic loopback purposes. The LSD outputs are updated on the falling edge of the LSCLK.
LSCLKP LSCLKN	Low Swing Diff. CML	O	1 2	Loopback Serial Clock. Serial clock signals normally connected to a companion S3044 device for diagnostic loopback purposes. The LSD outputs are updated on the falling edge of the LSCLK.
155MCK	Single-Ended LVPECL	O	20	155.52 MHz Clock Output. 155.52 MHz clock output from the clock synthesizer. This output should be connected to the reference clock input of the external clock recovery function (such as the S3040).
LOCKDET	LVTTTL	O	47	Lock Detect. Goes Low after the PLL has locked to the clock provided on the REFCLK pins. LOCKDET is an asynchronous output.
PHERR	Single-Ended LVPECL	O	43	Phase Error Signal. Pulses high during each PCLK cycle for which there is a potential setup/hold timing violation between the internal byte clock and PCLK timing domains. PHERR is updated on the falling edge of the PCLK outputs.

Table 5. Common Pin Assignment and Description

Pin Name	Level	I/O	Pin #	Description
COREGND	GND		51, 61, 63, 65, 75	Core Ground
COREVCC	+3.3V		50, 60, 62, 64, 70	Core VCC
LVPECLVCC	+3.3V		3, 16, 17, 41, 52, 59	LVPECL VCC
LVPECLGND	GND		4, 10, 18, 42, 53, 58	LVPECL Ground
TTLVCC	+3.3V		48	TTL VCC
TTLGND	GND		19	TTL Ground
NC			46, 49, 76	Not Connected
AVCC	+3.3V		69, 72, 74, 80	Analog VCC
AGND	GND		68, 71 73, 79	Analog Ground
DNC			44	Do not connect

Figure 5. S3083 Pinout 80 PQFP/TEP





Figure 6. 80 PQFP/TEP Package



Note: The S3083 package is equipped with an embedded conductive heatsink on the bottom (board side). Active circuitry and vias should not appear in the area immediately under the package. This heatsink is electrically biased to the Vee potential of the S3083. For optimum thermal management, a foil surface at ground (or Vee if other than ground) is recommended immediately under the package, and connected with multiple vias to the internal plane(s) of similar potential. Thermally conductive epoxy or other conductive interposer can be used to establish a good thermal dissipation path.

Table 6. Thermal Management

Device	Max Power	θ_{ja}
S3083	1.56 W ¹	26°C/W

1. Add 0.20W for loopback active.

Table 7. Performance Specifications

Parameter	Min	Typ	Max	Units	Conditions
Nominal VCO Center Frequency		2.488		GHz	
Reference Clock Frequency Tolerance	-100		+100	ppm	± 20 ppm. Required to meet SONET output frequency specification.
Reference Clock Input Duty Cycle	45		55	%	
Reference Clock Rise & Fall Times			1.5	ns	20% to 80% of amplitude.

Table 8. Output Jitter Generation vs. Ambient Temperature in Still Air (Without Heatslug attached)

	Temperature	Max. Jitter Generation			Unit
Voltage		3.1	3.3	3.47	V
	−40° C	0.006	0.006	0.006	UI (rms)
	25° C	0.007	0.007	0.007	UI (rms)
	70° C	0.008	0.007	0.007	UI (rms)
	85° C	0.008	0.008	0.008	UI (rms)

Note: Data were taken with 100 sweeps on HP test equipment.

Table 9. Absolute Maximum Ratings

Parameter	Min	Typ	Max	Units
Storage Temperature	-65		150	°C
Voltage on V_{CC} with Respect to GND	-0.5		V_{CC}	V
Voltage on any LVTTTL Input Pin	-0.5		V_{CC}	V
Voltage on any LVPECL Input Pin	0		V_{CC}	V
LVTTTL Output Sink Current			8	mA
LVTTTL Output Source Current			8	mA
ESD Rating ¹	Under 500			V

1. Human body model.

Table 10. Recommended Operating Conditions

Parameter	Min	Typ	Max	Units
Ambient Temperature Under Bias	-40		85	°C
Junction Temperature Under Bias			130	°C
Voltage on V_{CC} with Respect to GND	3.135	3.3	3.465	V
Voltage on any LVPECL Input Pin	$V_{CC}-2$		V_{CC}	V

Table 11. Power Consumption

Parameter	Min	Typ	Max	Units
ICC ^{1, 2}		325	450	mA
ICC ³		345	405	mA

1. Add 55 mA for loopback active.

2. TSCLK powered on.

3. TSCLK powered down.

Table 12. LVTTTL Input/Output DC Characteristics

Symbol	Description	Min	Typ	Max	Unit	Conditions
V_{IH}	Input High Voltage	2.0		TTL V_{CC}	V	TTL $V_{CC} = \text{Max}$
V_{IL}	Input Low Voltage	0.0		0.8	V	TTL $V_{CC} = \text{Max}$
I_{IH}	Input High Current			50	μA	$V_{IN} = 2.4 \text{ V}$
I_{IL}	Input Low Current	-500			μA	$V_{IN} = 0.5 \text{ V}$
V_{OH}	Output High Voltage	2.2			V	$V_{IH} = \text{Min.}$ $V_{IL} = \text{Max.}$ $I_{OH} = -100 \mu\text{A}$
V_{OL}	Output Low Voltage			0.5	V	$V_{IH} = \text{Min.}$ $V_{IL} = \text{Max.}$ $I_{OL} = 4 \text{ mA}$

Table 13. Differential CML Output DC Characteristics

Parameter	Description	Min	Typ	Max	Units	Condition
V_{OL}	CML Output LOW Voltage	V_{CC} -0.95		V_{CC} -0.55	V	100 Ω line-to-line.
V_{OH}	CML Output HIGH Voltage	V_{CC} -0.35		V_{CC} -0.10	V	100 Ω line-to-line.
$\Delta V_{OUTDIFF}$ Clock	CML Serial Output Differential Voltage Swing	700		1400	mV	100 Ω line-to-line. See Figure 20.
$\Delta V_{OUTSINGLE}$ Clock	CML Serial Output Single-ended Voltage Swing	350		700	mV	100 Ω line-to-line. See Figure 20.
$\Delta V_{OUTDIFF}$ Data	CML Serial Output Differential Voltage Swing	800		1400	mV	100 Ω line-to-line. See Figure 20.
$\Delta V_{OUTSINGLE}$ Data	CML Serial Output Single-ended Voltage Swing	400		700	mV	100 Ω line-to-line. See Figure 20.

Table 14. Low Swing Differential CML Output DC Characteristics

Parameters	Description	Min	Typ	Max	Units	Conditions
V_{OL}	Loopback CML Output LOW Voltage	V_{CC} -0.55		V_{CC} -0.25	V	100Ω line-to-line.
V_{OH}	Loopback CML Output HIGH Voltage	V_{CC} -0.25		V_{CC} -0.05	V	100Ω line-to-line.
$\Delta V_{OUTDIFF}$	Loopback CML Serial Output Differential Voltage Swing	360		800	mV	100Ω line-to-line.
$\Delta V_{OUTSINGLE}$	Loopback CML Serial Output Single-ended Voltage Swing	180		400	mV	100Ω line-to-line.

Table 15. Internally Biased Differential LVPECL Input DC Characteristics

Parameters	Description	Min	Typ	Max	Units	Conditions
ΔV_{INDIFF}	Differential Input Voltage Swing	300		1200	mV	See Figure 20.
$\Delta V_{INSINGLE}$	Single-ended Input Voltage Swing	150		600	mV	See Figure 20.
R_{DIFF}	Differential Input Resistance	80	100	120	Ω	

Table 16. Externally Biased Differential LVPECL Input DC Characteristics

Parameters	Description	Min	Typ	Max	Units	Conditions
V_{IL}	LVPECL Input LOW Voltage	V_{CC} -2.000		V_{CC} -0.25	V	
V_{IH}	LVPECL Input HIGH Voltage	V_{CC} -1.20		V_{CC} -0.05	V	
ΔV_{INDIFF}	Differential Input Voltage Swing	300		1200	mV	See Figure 20.
$\Delta V_{INSINGLE}$	Single-ended Input Voltage Swing	150		600	mV	See Figure 20.
R_{DIFF}	Differential Input Resistance	80	100	120	Ω	

Table 17. Differential LVPECL Input DC Characteristics

Parameters	Description	Min	Typ	Max	Units	Comments
V_{IL}	LVPECL Input Low	V_{CC} -2.0		V_{CC} -0.5	V	
V_{IH}	LVPECL Input High	V_{CC} -1.2		V_{CC} -0.3	V	
ΔV_{INDIFF}	Differential Input Voltage Swing	400		2000	mV	See Figure 20.
$\Delta V_{INSINGLE}$	Single Ended Input Voltage Swing	200		1000	mV	See Figure 20.

Table 18. Differential LVPECL Output DC Characteristics

Parameters	Description	Min	Typ	Max	Units	Comments
$\Delta V_{\text{OUTSINGLE}}$	Single Ended Output Voltage Swing	400		950	mV	220Ω to GND and 100Ω line-to-line.
$\Delta V_{\text{OUTDIFF}}$	Differential Output Voltage Swing	800		1900	mV	220Ω to GND and 100Ω line-to-line.
V_{OH}	Output High Voltage	V_{CC} -1.15		V_{CC} -0.60	V	220Ω to GND and 100Ω line-to-line.
V_{OL}	Output Low Voltage	V_{CC} -1.95		V_{CC} -1.45	V	220Ω to GND and 100Ω line-to-line.

Table 19. Single Ended LVPECL Input DC Characteristics¹


Parameters	Description	Min	Typ	Max	Units	Conditions
V_{IL}	PECL Input Low Voltage	V_{CC} -2.30		V_{CC} -1.44	V	Guaranteed at 85° C.
		V_{CC} -2.30		V_{CC} -1.50	V	Guaranteed at -40° C.
V_{IH}	PECL Input High Voltage	V_{CC} -1.02		V_{CC} -0.57	V	Guaranteed at 85° C.
		V_{CC} -1.22		V_{CC} -0.57	V	Guaranteed at -40° C.
I_{IH}	Input High Current			20	μA	
I_{IL}	Input Low Current	-0.5			μA	

1. The AMCC LVPECL inputs are non-temperature compensated I/O which vary at 1.3 mV/°C

Table 20. Single Ended LVPECL Output DC Characteristics

Parameters	Description	Min	Typ	Max	Units	Conditions
V_{OL}	PECL Output Low Voltage	V_{CC} -2.2		V_{CC} -1.5	V	220Ω to GND, 82Ω to Vcc, 130Ω to GND.
V_{OH}	PECL Output High Voltage	V_{CC} -1.2		V_{CC} -0.65	V	220Ω to GND, 82Ω to Vcc, 130Ω to GND.

Figure 7. Line Loopback Input Timing Diagram



Notes on High-Speed LVPECL Input Timing:

1. Timing is measured from the cross-over point of the reference signal to the cross-over point of the input.

Table 21. AC Transmitter Timing Characteristics

Symbol	Description	Min	Max	Units
	LSCLK Frequency (nom. 2.48 GHz)		2.5	GHz
	LSCLK Duty Cycle	40	60	%
	PICLK Duty Cycle	40	60	%
$t_{S_{PIN}}$	PIN [15:0] Set-up Time w.r.t. PICLK	1.5		ns
$t_{H_{PIN}}$	PIN [15:0] Hold Time w.r.t. PICLK	0.5		ns
t_P	TSCLK/LSCLK Low to TSD/LSD valid propagation delay	-100	100	ps
t_S	TSD/LSD Set-up Time w.r.t. TSCLK/LSCLK	105		ps
t_H	TSD/LSD Hold Time w.r.t. TSCLK/LSCLK	105		ps
$t_{S_{LLD}}$	LLDP/N Set-up Time w.r.t. LLCLKP/N	100		ps
$t_{H_{LLD}}$	LLDP/N Hold Time w.r.t. LLCLKP/N	100		ps
	155 MCK Duty Cycle	40	60	%
	PCLKP/N Duty Cycle	45	55	%
	PCLK to PICLK drift after the FIFO is centered		5.2	ns
t_{SU}	PHERR Set-up Time w.r.t. PCLK	2		ns
t_h	PHERR Hold Time w.r.t. PCLK	2		ns

Figure 8. Phase Adjust Timing




Figure 9. External Loop Filter




Figure 10. CML Output to +5V PECL Input AC Coupled Termination




Figure 11. -5V Single Ended ECL Driver to S3083 Input AC Coupled Termination




Figure 12. +5V Differential PECL Driver to S3083 Input AC Coupled Termination




Figure 13. S3083 to S3083 Terminations




Figure 14. S3083 to S3040/50 Terminations




Figure 15. Single-Ended LVPECL Driver to S3083 Input AC Coupled Termination




Figure 16. S3083 to S3044 for Diagnostic Loopback




Figure 17. S3083 to Differential LVPECL






Figure 18. AC Input Timing



1. When a set-up time is specified on LVPECL signals between an input and a clock, the set-up time is the time in picoseconds from the 50% point of the input to the 50% point of the clock.
2. When a hold time is specified on LVPECL signals between an input and a clock, the hold time is the time in picoseconds from the 50% point of the clock to the 50% point of the input.


Figure 19. Output Timing



Notes on High-Speed PECL Output Timing

1. When a set-up time is specified on differential LVPECL signals between an output and a clock, the set-up time is the time in picoseconds from the cross-over point of the output to the cross-over point of the clock.
2. When a hold time is specified on differential LVPECL signals between an output and a clock, the hold time is the time in picoseconds from the cross-over point of the clock to the cross-over point of the output.

Figure 20. Differential Voltage Measurement



Note: $V(+) - V(-)$ is the algebraic difference of the input signals.

Ordering Information

PREFIX	DEVICE	PACKAGE
S – Integrated Circuit	3083	QT – 80 PQFP/TEP

X **XXXX** **XX**
Prefix Device Package

**Applied Micro Circuits Corporation****6290 Sequence Drive, San Diego, CA 92121****Phone: (858) 450-9333 • (800) 755-2622 • Fax: (858) 450-9885****<http://www.amcc.com>**

AMCC reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

AMCC does not assume any liability arising out of the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.

AMCC reserves the right to ship devices of higher grade in place of those of lower grade.

AMCC SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

AMCC is a registered trademark of Applied Micro Circuits Corporation.
Copyright © 1999 Applied Micro Circuits Corporation