



A62L256 Series

Preliminary

32K X 8 BIT LOW VOLTAGE CMOS SRAM

Document Title

32K X 8 BIT LOW VOLTAGE CMOS SRAM

Revision History

<u>Rev. No.</u>	<u>History</u>	<u>Issue Date</u>	<u>Remark</u>
1.0	Initial issue	September 01, 1997	
1.1	Modify 28-pin DIP, SOP and TSOP packages outline dimensions.	January 20, 1998	
1.2	Modify 28-pin SOP and TSOP packages outline drawings and dimensions	June 17, 1998	
1.3	Add -LLU type Change operating voltage Vccmax from 3.3V to 3.6V	April 11, 2001	
1.4	Add Product Family in page 1 Delete lcc item Add lcc2(typ.) lccDR(typ.) Change lsb1(typ.) lccDR(max.) Change ordering information from lcc1 to lcc2	November 30, 2001	



A62L256 Series

Preliminary

32K X 8 BIT LOW VOLTAGE CMOS SRAM

Features

- External Operating Voltage: 2.7V to 3.6V
- Access times: 55ns (max.): for VCC = 3.0V to 3.6V
70ns (max.): for VCC = 2.7V to 3.6V
- Current: Operating (I_{cc1}): -55 series 18mA (typ.)
-70 series 12mA (typ.)
Standby (I_{SB1}): 0.05μA (typ.)
- Extended operating temperature range: -40°C to +85°C for -LLU series
- Full static operation, no clock or refreshing required
- All inputs and outputs are directly TTL-compatible
- Common I/O using three-state output
- Data retention voltage: 2.0V (min.)
- Available in 28-pin DIP, SOP and TSOP (forward and reverse type) packages

General Description

The A62L256 is a low operating current 262,144-bit static random access memory organized as 32,768 words by 8 bits and operates on a low power voltage: 2.7V to 3.6V. Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.

Minimum standby power is drawn by this device when \overline{CE} is at a high level, independent of the other input levels.

Data retention is guaranteed at a power supply voltage as low as 2.0V.


Product Family

Product Family	Operating Temperature	VCC Range	Speed	Power Dissipation			Package Type
				Data Retention (I _{ccDR} , Typ.)	Standby (I _{SB1} , Typ.)	Operating (I _{cc2} , Typ.)	
A62L256	-40°C ~ +85°C	2.7V~3.6V	55ns / 70ns	0.02μA	0.05μA	1mA	28L DIP 28L SOP 28L TSOP


1. Typical values are measured at VCC = 3.0V, T_A = 25°C and not 100% tested.
2. Data retention current VCC = 2.0V.

Pin Configurations


■ DIP




■ SOP



■ TSOP



Block Diagram

Pin Descriptions - DIP/SOP

Pin No.	Symbol	Description
1-10, 21, 23-26	A0 - A14	Address Input
11-13, 15-19	I/O ₀ - I/O ₇	Data Input/Output
14	GND	Ground
20	\overline{CE}	Chip Enable
22	\overline{OE}	Output Enable
27	\overline{WE}	Write Enable
28	VCC	Power Supply

Pin Description-TSOP

Pin No.	Symbol	Description
1	\overline{OE}	Output Enable
2-5, 8-17, 28	A0 - A14	Address Input
7	VCC	Power Supply
6	\overline{WE}	Write Enable
18-20, 22-26	I/O ₀ - I/O ₇	Data Input/Output
21	GND	Ground
27	\overline{CE}	Chip Enable

Recommended DC Operating Conditions
 $(T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C or } -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	2.7	3.0	3.6	V
GND	Ground	0	0	0	V
V _{IH}	Input High Voltage	VCC * 0.7	-	VCC + 0.3	V
V _{IL}	Input Low Voltage	-0.3	0	+0.3	V

Absolute Maximum Ratings*

VCC to GND -0.5V to +3.6V
 IN, IN/OUT Volt to GND -0.5V to VCC + 0.5V
 Operating Temperature, T_{opr} 0°C to +70°C
 Storage Temperature, T_{stg} -55°C to +125°C
 Power Dissipation, P_T 0.7W
 Soldering Temp. & Time 260°C, 10 sec

***Comments**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics ($T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C or } -40^{\circ}\text{C to } +85^{\circ}\text{C}$, VCC = 2.7V to 3.6V, GND = 0V)

Symbol	Parameter	A62L256-55LL/55LLU			A62L256-70LL/70LLU			Unit	Conditions
		Min.	Typ.	Max.	Min.	Typ.	Max.		
I _{LI}	Input Leakage Current	-	-	1	-	-	1	μA	V _{IN} = GND to VCC
I _{LO}	Output Leakage Current	-	-	1	-	-	1	μA	$\overline{CE} = V_{IH}$ or $\overline{WE} = V_{IL}$ V _{I/O} = GND to VCC
I _{CC1}	Dynamic Operating Current	-	*18	25	-	**12	20	mA	Min. Cycle, Duty = 100% $\overline{CE} = V_{IL}$, I _{I/O} = 0mA
I _{CC2}	Dynamic Operating Current	-	1	3	-	1	3	mA	$\overline{CE} = V_{IL}$, V _{IH} = VCC V _{IL} = 0V, f = 1 MHz I _{I/O} = 0 mA

Typical values are measured at VCC = 3.0V, T_A = 25°C and not 100% tested.

* Testing condition : T_A = 25°C, VCC = 3.0V, Cycle Time = 55 ns

** Testing condition : T_A = 25°C, VCC = 3.0V, Cycle Time = 70 ns

DC Electrical Characteristics (continued)

Symbol	Parameter	A62L256-55LL/70LL			A62L256-55LLU/70LLU			Unit	Conditions
		Min.	Typ.	Max.	Min.	Typ.	Max.		
I _{SB}	Supply Current Standby Power	-	-	50	-	-	50	μA	$\overline{CE} = V_{IH}$
I _{SB1}		-	0.05	2	-	0.05	5	μA	$\overline{CE} \geq V_{CC} - 0.2V$ $V_{IN} \geq 0V$
V _{OL}	Output Low Voltage	-	-	0.3	-	-	0.3	V	I _{OL} = 2.1mA
V _{OH}	Output High Voltage	V _{CC} - 0.3	-	-	V _{CC} - 0.3	-	-	V	I _{OH} = -1.0mA

Typical values are measured at V_{CC} = 3.0V, T_A = 25°C and not 100% tested.

Truth Table

Mode	\overline{CE}	\overline{OE}	\overline{WE}	I/O Operation	Supply Current
Standby	H	X	X	High Z	I _{SB} , I _{SB1}
Output Disable	L	H	H	High Z	I _{CC} , I _{CC1} , I _{CC2}
Read	L	L	H	Dout	I _{CC} , I _{CC1} , I _{CC2}
Write	L	X	L	Din	I _{CC} , I _{CC1} , I _{CC2}

Note: X: H or L

Capacitance (T_A = 25°C, f = 1.0 MHz)

Symbol	Parameter	Min.	Max.	Unit	Conditions
C _{IN} *	Input Capacitance		6	pF	V _{IN} = 0V
C _{IO} *	Input/Output Capacitance		8	pF	V _{IO} = 0V

These parameters are sampled and not 100% tested.


AC Characteristics ($T_A = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$ or -40°C to $+85^{\circ}\text{C}$)

Symbol	Parameter	A62L256-55LL/LLU (VCC = 3.0V to 3.6V)		A62L256-70LL/LLU (VCC = 2.7V to 3.6V)		Unit
		Min.	Max.	Min.	Max.	
Read Cycle						
t _{RC}	Read Cycle Time	55	-	70	-	ns
t _{AA}	Address Access Time	-	55	-	70	ns
t _{ACE}	Chip Enable Access Time	-	55	-	70	ns
t _{OE}	Output Enable to Output Valid	-	30	-	35	ns
t _{CLZ}	Chip Enable to Output in Low Z	10	-	10	-	ns
t _{OLZ}	Output Enable to Output in Low Z	5	-	5	-	ns
t _{CHZ}	Chip Disable to Output in High Z	-	20	-	25	ns
t _{OHZ}	Output Disable to Output in High Z	-	20	-	25	ns
t _{OH}	Output Hold from Address Change	5	-	10	-	ns
Write Cycle						
t _{WC}	Write Cycle Time	55	-	70	-	ns
t _{CW}	Chip Enable to End of Write	50	-	60	-	ns
t _{AS}	Address Set up Time	0	-	0	-	ns
t _{AW}	Address Valid to End of Write	50	-	60	-	ns
t _{WP}	Write Pulse Width	40	-	50	-	ns
t _{WR}	Write Recovery Time	0	-	0	-	ns
t _{WHZ}	Write to Output in High Z	-	25	-	25	ns
t _{DW}	Data to Write Time Overlap	25	-	30	-	ns
t _{DH}	Data Hold from Write Time	0	-	0	-	ns
t _{OW}	Output Active from End of Write	5	-	5	-	ns


Notes: t_{CHZ}, t_{OHZ} and t_{WHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.


Timing Waveforms

Read Cycle 1 ⁽¹⁾





Read Cycle 2 ^(1, 2, 4)



Timing Waveforms (continued)
Read Cycle 3^(1, 3, 4)


- Notes:
1. \overline{WE} is high for Read Cycle.
 2. Device is continuously enabled, $\overline{CE} = V_{IL}$.
 3. Address valid prior to or coincident with \overline{CE} transition low.
 4. $\overline{OE} = V_{IL}$.
 5. Transition is measured $\pm 500\text{mV}$ from steady state. This parameter is sampled and not 100% tested.


Write Cycle 1⁽⁶⁾
(Write Enable Controlled)


Timing Waveforms (continued)
**Write Cycle 2 ⁽⁶⁾
(Chip Enable Controlled)**


- Notes:
1. t_{AS}^1 is measured from the address valid to the beginning of Write.
 2. A Write occurs during the overlap (t_{WP}^2) of a low \overline{CE} and a low \overline{WE} .
 3. t_{WR}^3 is measured from the earliest of \overline{CE} or \overline{WE} going high to the end of the Write cycle.
 4. If the \overline{CE} low transition occurs simultaneously with the \overline{WE} low transition or after the \overline{WE} transition, outputs remain in a high impedance state.
 5. t_{CW}^5 is measured from the later of \overline{CE} going low to the end of Write.
 6. \overline{OE} level is high or low.
 7. Transition is measured $\pm 500\text{mV}$ from steady. This parameter is sampled and not 100% tested.


AC Test Conditions

Input Pulse Levels	0V, VCC
Input Rise And Fall Time	5 ns
Input and Output Timing Reference Levels	VCC/2
Output Load	See Figure 1


Figure 1. Output Load
Data Retention Characteristics ($T_A = 0^\circ\text{C}$ to 70°C or -40°C to $+85^\circ\text{C}$)

Symbol	Parameter		Min.	Typ.	Max.	Unit	Conditions
V _{DR}	VCC for Data Retention		2.0	-	3.6	V	$\overline{CE} \geq VCC - 0.2V$
I _{CCDR}	Data Retention Current	LL-version	-	0.02	0.5	μA	VCC = 2V, $\overline{CE} \geq VCC - 0.2V$ V _{IN} \geq 0V
		LLU-version	-	0.02	2		
t _{CDR}	Chip Disable to Data Retention Time		0		-	ns	See Retention Waveform
t _R	Operation Recovery Time		t _{RC}		-	ns	

Typical values are measured at $T_A = 25^\circ\text{C}$.


Low VCC Data Retention Waveform


Ordering Information

Part No.	Access Time (ns)	Operating Current (I_{CC2}) Max. (mA)	Standby Current (I_{SB1}) Max. (μ A)	Package
A62L256-55LL	55	3	2	28L DIP
A62L256M-55LL		3	2	28L SOP
A62L256V-55LL		3	2	28L TSOP (Forward)
A62L256R-55LL		3	2	28L TSOP (Reverse)
A62L256-70LL	70	3	2	28L DIP
A62L256M-70LL		3	2	28L SOP
A62L256V-70LL		3	2	28L TSOP (Forward)
A62L256R-70LL		3	2	28L TSOP (Reverse)
A62L256-55LLU	55	3	5	28L DIP
A62L256M-55LLU		3	5	28L SOP
A62L256V-55LLU		3	5	28L TSOP (Forward)
A62L256R-55LLU		3	5	28L TSOP (Reverse)
A62L256-70LLU	70	3	5	28L DIP
A62L256M-70LLU		3	5	28L SOP
A62L256V-70LLU		3	5	28L TSOP (Forward)
A62L256R-70LLU		3	5	28L TSOP (Reverse)

Package Information
P-DIP 28L Outline Dimensions

unit: inches/mm




Symbol	Dimensions in inches			Dimensions in mm		
	Min	Nom	Max	Min	Nom	Max
A	-	-	0.210	-	-	5.33
A ₁	0.010	-	-	0.25	-	-
A ₂	0.150	0.155	0.160	3.81	3.94	4.06
B	0.016	0.018	0.022	0.41	0.46	0.56
B ₁	0.058	0.060	0.064	1.47	1.52	1.63
C	0.008	0.010	0.014	0.20	0.25	0.36
D	-	1.460	1.470	-	37.08	37.34
E	0.590	0.600	0.610	14.99	15.24	15.49
E ₁	0.540	0.545	0.550	13.72	13.84	13.97
e ₁	0.090	0.100	0.110	2.29	2.54	2.79
L	0.120	0.130	0.140	3.05	3.30	3.56
α	0°	-	15°	0°	-	15°
e _A	0.630	0.650	0.670	16.00	16.51	17.02
S	-	-	0.090	-	-	2.29

Notes:

1. The maximum value of dimension D includes end flash.
2. Dimension E₁ does not include resin fins.
3. Dimension S includes end flash.

Package Information
SOP (W.B.) 28L Outline Dimensions

unit: inches/mm




Symbol	Dimensions in inches			Dimensions in mm		
	Min	Nom	Max	Min	Nom	Max
A	-	-	0.112	-	-	2.85
A1	0.004	-	-	0.10	-	-
A2	0.093	0.098	0.103	2.36	2.49	2.62
B	0.014	0.016	0.020	0.36	0.41	0.51
C	0.008	0.010	0.012	0.20	0.25	0.30
D	-	0.713	0.728	-	18.11	18.49
E	0.326	0.331	0.336	8.28	8.41	8.53
[e]	0.044	0.050	0.056	1.12	1.27	1.42
H	0.453	0.465	0.477	11.51	11.81	12.12
L	0.028	0.036	0.044	0.71	0.91	1.12
L1	0.059	0.067	0.075	1.50	1.70	1.91
S	-	-	0.047	-	-	1.19
y	-	-	0.004	-	-	0.10
o	0°	-	8°	0°	-	8°

Notes:

1. The maximum value of dimension D includes end flash.
2. Dimension E does not include resin fins.
3. Dimension S includes end flash.

Package Information
TSOP 28L TYPE I (8 X 13.4mm) Outline Dimensions

unit: inches/mm



Symbol	Dimensions in inches			Dimensions in mm		
	Min	Nom	Max	Min	Nom	Max
A	-	-	0.049	-	-	1.25
A1	0.002	-	-	0.05	-	-
A2	0.037	0.039	0.041	0.95	1.00	1.05
b	0.007	0.009	0.011	0.17	0.22	0.27
c	0.005	-	0.008	0.12	-	0.21
E	0.311	0.315	0.319	7.90	8.00	8.10
L	0.012	0.020	0.028	0.30	0.50	0.70
D	0.520	0.528	0.536	13.20	13.40	13.60
D1	0.461	0.465	0.469	11.70	11.80	11.90
\square e	0.022 BSC			0.55 BSC		
S	0.017 TYP			0.425 TYP		
y	-	-	0.004	-	-	0.10
θ	0°	-	5°	0°	-	5°

Notes:

1. The maximum value of dimension D1 includes end flash.
2. Dimension E does not include resin fins.
3. Dimension S includes end flash.