



# CAT28LV65

## 64K-Bit CMOS PARALLEL EEPROM

### FEATURES


- 3.0V to 3.6V supply
- Read access times:
  - 150/200/250ns
- Low power CMOS dissipation:
  - Active: 8 mA max.
  - Standby: 100  $\mu$ A max.
- Simple write operation:
  - On-chip address and data latches
  - Self-timed write cycle with auto-clear
- Fast write cycle time:
  - 5ms max.
- Commercial, industrial and automotive temperature ranges
- CMOS and TTL compatible I/O
- Automatic page write operation:
  - 1 to 32 bytes in 5ms
  - Page load timer
- End of write detection:
  - Toggle bit
  - DATA polling
  - RDY/BUSY
- Hardware and software write protection
- 100,000 program/erase cycles
- 100 year data retention

### DESCRIPTION

The CAT28LV65 is a low voltage, low power, CMOS parallel EEPROM organized as 8K x 8-bits. It requires a simple interface for in-system programming. On-chip address and data latches, self-timed write cycle with auto-clear and  $V_{CC}$  power up/down write protection eliminate additional timing and protection hardware. DATA Polling, RDY/BUSY and Toggle status bit signal the start and end of the self-timed write cycle. Additionally, the CAT28LV65 features hardware and software write protection.

The CAT28LV65 is manufactured using Catalyst's advanced CMOS floating gate technology. It is designed to endure 100,000 program/erase cycles and has a data retention of 100 years. The device is available in JEDEC approved 28-pin DIP, 28-pin TSOP, 28-pin SOIC or 32-pin PLCC packages.


### BLOCK DIAGRAM




28LV65 F01

PIN CONFIGURATION


DIP Package (P)




SOIC Package (J, K)



PLCC Package (N)



TSOP Top View (8mm x 13.4mm) (T13)



28LV65 F04

PIN FUNCTIONS

Pin Name	Function	Pin Name	Function
A <sub>0</sub> –A <sub>12</sub>	Address Inputs	$\overline{WE}$	Write Enable
I/O <sub>0</sub> –I/O <sub>7</sub>	Data Inputs/Outputs	V <sub>CC</sub>	3.0 to 3.6 V Supply
$\overline{CE}$	Chip Enable	V <sub>SS</sub>	Ground
$\overline{OE}$	Output Enable	NC	No Connect
RDY/ $\overline{BSY}$	Ready/Busy Status		

**ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias .....	–55°C to +125°C
Storage Temperature .....	–65°C to +150°C
Voltage on Any Pin with Respect to Ground <sup>(2)</sup> .....	–2.0V to +V <sub>CC</sub> + 2.0V
V <sub>CC</sub> with Respect to Ground .....	–2.0V to +7.0V
Package Power Dissipation Capability (T <sub>a</sub> = 25°C) .....	1.0W
Lead Soldering Temperature (10 secs) .....	300°C
Output Short Circuit Current <sup>(3)</sup> .....	100 mA



**\*COMMENT**

Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

**RELIABILITY CHARACTERISTICS**

Symbol	Parameter	Min.	Max.	Units	Test Method
N <sub>END</sub> <sup>(1)</sup>	Endurance	10 <sup>5</sup>		Cycles/Byte	MIL-STD-883, Test Method 1033
T <sub>DR</sub> <sup>(1)</sup>	Data Retention	100		Years	MIL-STD-883, Test Method 1008
V <sub>ZAP</sub> <sup>(1)</sup>	ESD Susceptibility	2000		Volts	MIL-STD-883, Test Method 3015
I <sub>LTH</sub> <sup>(1)(4)</sup>	Latch-Up	100		mA	JEDEC Standard 17

**MODE SELECTION**

Mode	$\overline{\text{CE}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	I/O	Power
Read	L	H	L	D <sub>OUT</sub>	ACTIVE
Byte Write ( $\overline{\text{WE}}$ Controlled)	L		H	D <sub>IN</sub>	ACTIVE
Byte Write ( $\overline{\text{CE}}$ Controlled)		L	H	D <sub>IN</sub>	ACTIVE
Standby, and Write Inhibit	H	X	X	High-Z	STANDBY
Read and Write Inhibit	X	H	H	High-Z	ACTIVE

**CAPACITANCE** T<sub>A</sub> = 25°C, f = 1.0 MHz

Symbol	Test	Max.	Units	Conditions
C <sub>I/O</sub> <sup>(1)</sup>	Input/Output Capacitance	10	pF	V <sub>I/O</sub> = 0V
C <sub>IN</sub> <sup>(1)</sup>	Input Capacitance	6	pF	V <sub>IN</sub> = 0V

Note:

- (1) This parameter is tested initially and after a design or process change that affects the parameter.
- (2) The minimum DC input voltage is –0.5V. During transitions, inputs may undershoot to –2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is V<sub>CC</sub> +0.5V, which may overshoot to V<sub>CC</sub> +2.0V for periods of less than 20 ns.
- (3) Output shorted for no more than one second. No more than one output shorted at a time.
- (4) Latch-up protection is provided for stresses up to 100mA on address and data pins from –1V to V<sub>CC</sub> +1V.

**D.C. OPERATING CHARACTERISTICS**

$V_{CC} = 3.0V$  to  $3.6V$ , unless otherwise specified.

Symbol	Parameter	Limits			Units	Test Conditions
		Min.	Typ.	Max.		
$I_{CC}$	$V_{CC}$ Current (Operating, TTL)			8	mA	$\overline{CE} = \overline{OE} = V_{IL}$ , $f = 1/t_{RC}$ min, All I/O's Open
$I_{SBC}^{(3)}$	$V_{CC}$ Current (Standby, CMOS)			100	$\mu A$	$\overline{CE} = V_{IHC}$ , All I/O's Open
$I_{LI}$	Input Leakage Current	-1		1	$\mu A$	$V_{IN} = GND$ to $V_{CC}$
$I_{LO}$	Output Leakage Current	-5		5	$\mu A$	$V_{OUT} = GND$ to $V_{CC}$ , $\overline{CE} = V_{IH}$
$V_{IH}^{(3)}$	High Level Input Voltage	2		$V_{CC} + 0.3$	V	
$V_{IL}$	Low Level Input Voltage	-0.3		0.6	V	
$V_{OH}$	High Level Output Voltage	2			V	$I_{OH} = -100\mu A$
$V_{OL}$	Low Level Output Voltage			0.3	V	$I_{OL} = 1.0mA$
$V_{WI}$	Write Inhibit Voltage	2			V	


**A.C. CHARACTERISTICS, Read Cycle**

$V_{CC} = 3.0V$  to  $3.6V$ , unless otherwise specified.

Symbol	Parameter	28LV65-15		28LV65-20		28LV65-25		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
$t_{RC}$	Read Cycle Time	150		200		250		ns
$t_{CE}$	$\overline{CE}$ Access Time		150		200		250	ns
$t_{AA}$	Address Access Time		150		200		250	ns
$t_{OE}$	$\overline{OE}$ Access Time		70		80		100	ns
$t_{LZ}^{(1)}$	$\overline{CE}$ Low to Active Output	0		0		0		ns
$t_{OLZ}^{(1)}$	$\overline{OE}$ Low to Active Output	0		0		0		ns
$t_{HZ}^{(1)(2)}$	$\overline{CE}$ High to High-Z Output		50		50		55	ns
$t_{OHZ}^{(1)(2)}$	$\overline{OE}$ High to High-Z Output		50		50		55	ns
$t_{OH}^{(1)}$	Output Hold from Address Change	0		0		0		ns


Note:

- (1) This parameter is tested initially and after a design or process change that affects the parameter.
- (2) Output floating (High-Z) is defined as the state when the external data line is no longer driven by the output buffer.
- (3)  $V_{IHC} = V_{CC} - 0.3V$  to  $V_{CC} + 0.3V$ .

Figure 1. A.C. Testing Input/Output Waveform<sup>(4)</sup>

28LV65 F05

Figure 2. A.C. Testing Load Circuit (example)

 $C_L$  INCLUDES JIG CAPACITANCE

28LV65 F07

**A.C. CHARACTERISTICS, Write Cycle** $V_{CC} = 3.0V$  to  $3.6V$ , unless otherwise specified.

Symbol	Parameter	28LV65-15		28LV65-20		28LV65-25		Units
		Min	Max	Min	Max	Min	Max	
$t_{WC}$	Write Cycle Time		5		5		5	ms
$t_{AS}$	Address Setup Time <sup>0</sup>	0		0		0		ns
$t_{AH}$	Address Hold Time	100		100		100		ns
$t_{CS}$	$\overline{CE}$ Setup Time	0		0		0		ns
$t_{CH}$	$\overline{CE}$ Hold Time	0		0		0		ns
$t_{CW}^{(2)}$	$\overline{CE}$ Pulse Time	110		150		150		ns
$t_{OES}$	$\overline{OE}$ Setup Time	0		10		10		ns
$t_{OE H}$	$\overline{OE}$ Hold Time	0		10		10		ns
$t_{WP}^{(2)}$	$\overline{WE}$ Pulse Width	110		150		150		ns
$t_{DS}$	Data Setup Time	60		100		100		ns
$t_{DH}$	Data Hold Time	0		0		0		ns
$t_{INIT}^{(1)}$	Write Inhibit Period After Power-up	5	10	5	10	5	10	ms
$t_{BLC}^{(1)(3)}$	Byte Load Cycle Time	0.05	100	0.1	100	0.1	100	$\mu s$

Note:

- (1) This parameter is tested initially and after a design or process change that affects the parameter.
- (2) A write pulse of less than 20ns duration will not initiate a write cycle.
- (3) A timer of duration  $t_{BLC}$  max. begins with every LOW to HIGH transition of  $\overline{WE}$ . If allowed to time out, a page or byte write will begin; however a transition from HIGH to LOW within  $t_{BLC}$  max. stops the timer.
- (4) Input rise and fall times (10% and 90%) < 10 ns.

## DEVICE OPERATION


### Read

Data stored in the CAT28LV65 is transferred to the data bus when  $\overline{WE}$  is held high, and both  $\overline{OE}$  and  $\overline{CE}$  are held low. The data bus is set to a high impedance state when either  $\overline{CE}$  or  $\overline{OE}$  goes high. This 2-line control architecture can be used to eliminate bus contention in a system environment.

### Byte Write


A write cycle is executed when both  $\overline{CE}$  and  $\overline{WE}$  are low, and  $\overline{OE}$  is high. Write cycles can be initiated using either  $\overline{WE}$  or  $\overline{CE}$ , with the address input being latched on the falling edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever occurs last. Data, conversely, is latched on the rising edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever occurs first. Once initiated, a byte write cycle automatically erases the addressed byte and the new data is written within 5 ms.

**Figure 3. Read Cycle**



28LV65 F06

**Figure 4. Byte Write Cycle [ $\overline{WE}$  Controlled]**



28LV65 F08

## Page Write


The page write mode of the CAT28LV65 (essentially an extended BYTE WRITE mode) allows from 1 to 32 bytes of data to be programmed within a single E<sup>2</sup>PROM write cycle. This effectively reduces the byte-write time by a factor of 32.

Following an initial WRITE operation ( $\overline{WE}$  pulsed low, for  $t_{WP}$ , and then high) the page write mode can begin by issuing sequential  $\overline{WE}$  pulses, which load the address and data bytes into a 32 byte temporary buffer. The page address where data is to be written, specified by bits A<sub>5</sub> to A<sub>12</sub>, is latched on the last falling edge of  $\overline{WE}$ . Each byte within the page is defined by address bits A<sub>0</sub> to A<sub>4</sub>


(which can be loaded in any order) during the first and subsequent write cycles. Each successive byte load cycle must begin within  $t_{BLC\ MAX}$  of the rising edge of the preceding  $\overline{WE}$  pulse. There is no page write window limitation as long as  $\overline{WE}$  is pulsed low within  $t_{BLC\ MAX}$ .

Upon completion of the page write sequence,  $\overline{WE}$  must stay high a minimum of  $t_{BLC\ MAX}$  for the internal automatic program cycle to commence. This programming cycle consists of an erase cycle, which erases any data that existed in each addressed cell, and a write cycle, which writes new data back into the cell. A page write will only write data to the locations that were addressed and will not rewrite the entire page.

**Figure 5. Byte Write Cycle [ $\overline{CE}$  Controlled]**



**Figure 6. Page Mode Write Cycle**



5096 FHD F10

**DATA Polling**

$\overline{\text{DATA}}$  polling is provided to indicate the completion of write cycle. Once a byte write or page write cycle is initiated, attempting to read the last byte written will output the complement of that data on I/O<sub>7</sub> (I/O<sub>0</sub>–I/O<sub>6</sub> are indeterminate) until the programming cycle is complete. Upon completion of the self-timed write cycle, all I/O's will output true data during a read cycle.

**Toggle Bit**


In addition to the  $\overline{\text{DATA}}$  Polling feature, the device offers an additional method for determining the completion of a write cycle. While a write cycle is in progress, reading

data from the device will result in I/O<sub>6</sub> toggling between one and zero. However, once the write is complete, I/O<sub>6</sub> stops toggling and valid data can be read from the device.

**Ready/ $\overline{\text{BUSY}}$  (RDY/ $\overline{\text{BUSY}}$ )**


The RDY/ $\overline{\text{BUSY}}$  pin is an open drain output which indicates device status during programming. It is pulled low during the write cycle and released at the end of programming. Several devices may be OR-tied to the same RDY/ $\overline{\text{BUSY}}$  line.

**Figure 7.  $\overline{\text{DATA}}$  Polling**



28LV65 F11

**Figure 8. Toggle Bit**



28LV65 F12

Note:  
(1) Beginning and ending state of I/O<sub>6</sub> is indeterminate.



## HARDWARE DATA PROTECTION

The following is a list of hardware data protection features that are incorporated into the CAT28LV65.


- (1)  $V_{CC}$  sense provides for write protection when  $V_{CC}$  falls below 2.0V min.
- (2) A power on delay mechanism,  $t_{INIT}$  (see AC characteristics), provides a 5 to 10 ms delay before a write sequence, after  $V_{CC}$  has reached 2.40V min.
- (3) Write inhibit is activated by holding any one of  $\overline{OE}$  low,  $\overline{CE}$  high or  $\overline{WE}$  high.

- (4) Noise pulses of less than 20 ns on the  $\overline{WE}$  or  $\overline{CE}$  inputs will not result in a write cycle.

## SOFTWARE DATA PROTECTION


The CAT28LV65 features a software controlled data protection scheme which, once enabled, requires a data algorithm to be issued to the device before a write can be performed. The device is shipped from Catalyst with the software protection NOT ENABLED (the CAT28LV65 is in the standard operating mode).

**Figure 9. Write Sequence for Activating Software Data Protection**



5094 FHD F08

**Figure 10. Write Sequence for Deactivating Software Data Protection**



5094 FHD F09


Note:

- (1) Write protection is activated at this point whether or not any more writes are completed. Writing to addresses must occur within  $t_{BLC}$  Max., after SDP activation.

To activate the software data protection, the device must be sent three write commands to specific addresses with specific data (Figure 9). This sequence of commands (along with subsequent writes) must adhere to the page write timing specifications (Figure 11). Once this is done, all subsequent byte or page writes to the device must be preceded by this same set of write commands. The data protection mechanism is activated until a deactivate sequence is issued regardless of power on/off transitions. This gives the user added inadvertent write protection on power-up in addition to the hardware protection provided.


To allow the user the ability to program the device with an E<sup>2</sup>PROM programmer (or for testing purposes) there is a software command sequence for deactivating the data protection. The six step algorithm (Figure 10) will reset the internal protection circuitry, and the device will return to standard operating mode (Figure 12 provides reset timing). After the sixth byte of this reset sequence has been issued, standard byte or page writing can commence.

Figure 11. Software Data Protection Timing




5094 FHD F13

Figure 12. Resetting Software Data Protection Timing



5094 FHD F14

ORDERING INFORMATION



\* -40°C to +125°C is available upon request

Notes:

28LV65 F17

(1) The device used in the above example is a CAT28LV65NI-25T (PLCC, Industrial temperature, 250 ns Access Time, Tape & Reel).

---

***Copyrights, Trademarks and Patents***

Trademarks and registered trademarks of Catalyst Semiconductor include each of the following:

DPP <sup>TM</sup>    AE<sup>2</sup> <sup>TM</sup>

Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products. For a complete list of patents issued to Catalyst Semiconductor contact the Company's corporate office at 408.542.1000.

*CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.*

Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal injury or death may occur.

Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale.

Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete.

---



**CATALYST**

Catalyst Semiconductor, Inc.

Corporate Headquarters

1250 Borregas Avenue

Sunnyvale, CA 94089

Phone: 408.542.1000

Fax: 408.542.1200

[www.catalyst-semiconductor.com](http://www.catalyst-semiconductor.com)

Publication #: 1024

Revision: A

Issue date: 04/24/01

Type: Final