

120 dB, 192 kHz, Multi-Bit Audio A/D Converter

Features

- Advanced Multi-bit Delta-Sigma Architecture
- 24-Bit Conversion
- 120 dB Dynamic Range
- -105 dB THD+N
- Supports all Audio Sample Rates Including 192 kHz
- Less than 325 mW Power Consumption
- High Pass Filter or DC Offset Calibration
- Supports Logic Levels Between 5 and 2.5V
- Differential Analog Architecture
- Linear Phase Digital Anti-Alias Filtering
- Overflow Detection
- Pin compatible with the CS5361

General Description


The CS5381 is a complete analog-to-digital converter for digital audio systems. It performs sampling, analog-to-digital conversion and anti-alias filtering, generating 24-bit values for both left and right inputs in serial form at sample rates up to 200kHz per channel.

The CS5381 uses a 5th-order, multi-bit delta-sigma modulator followed by digital filtering and decimation, which removes the need for an external anti-alias filter. The ADC uses a differential architecture which provides excellent noise rejection.

The CS5381 is ideal for audio systems requiring wide dynamic range, negligible distortion and low noise, such as A/V receivers, DVD-R, CD-R, digital mixing consoles, and effects processors.

ORDERING INFORMATION

CS5381-KS	-10° to 70° C	24-pin SOIC
CS5381-KZ	-10° to 70° C	24-pin TSSOP
CDB5381		Evaluation Board



Advance Product Information

This document contains information for a new product.
Cirrus Logic reserves the right to modify this product without notice.

TABLE OF CONTENTS

1 PIN DESCRIPTIONS	4
2 CHARACTERISTICS AND SPECIFICATIONS	5
SPECIFIED OPERATING CONDITIONS	5
ABSOLUTE MAXIMUM RATINGS	5
ANALOG CHARACTERISTICS (CS5381-KS/KZ)	6
DIGITAL FILTER CHARACTERISTICS.....	7
SWITCHING CHARACTERISTICS - SERIAL AUDIO PORT	8
DC ELECTRICAL CHARACTERISTICS.....	11
DIGITAL CHARACTERISTICS	11
3 TYPICAL CONNECTION DIAGRAM	12
4 APPLICATIONS	13
4.1 Operational Mode/Sample Rate Range Select	13
4.2 System Clocking	13
4.2.1 Master Mode	13
4.2.2 Slave Mode	14
4.3 Power-up Sequence	14
4.4 Analog Connections	14
4.5 High Pass Filter and DC Offset Calibration	15
4.6 Overflow Detection	16
4.6.1 OVFL Output Timing	16
4.7 Grounding and Power Supply Decoupling	16
4.8 Synchronization of Multiple Devices	16
5 PACKAGE DIMENSIONS.....	17
THERMAL CHARACTERISTICS.....	18
6 PARAMETER DEFINITIONS	19
7 APPENDIX	20

Contacting Cirrus Logic Support

For all product questions and inquiries contact a Cirrus Logic Sales Representative.

To find one nearest you go to <http://www.cirrus.com/corporate/contacts/sales.cfm>

IMPORTANT NOTICE

"Preliminary" product information describes products that are in production, but for which full characterization data is not yet available. "Advance" product information describes products that are in development and subject to development changes. Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights of the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other parts of Cirrus. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

An export permit needs to be obtained from the competent authorities of the Japanese Government if any of the products or technologies described in this material and controlled under the "Foreign Exchange and Foreign Trade Law" is to be exported or taken out of Japan. An export license and/or quota needs to be obtained from the competent authorities of the Chinese Government if any of the products or technologies described in this material is subject to the PRC Foreign Trade Law and is to be exported or taken out of the PRC.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

Cirrus Logic, Cirrus, and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.


LIST OF FIGURES

Figure 1. Master Mode, Left Justified SAI	9
Figure 2. Slave Mode, Left Justified SAI	9
Figure 3. Master Mode, I ² S SAI	9
Figure 4. Slave Mode, I ² S SAI	9
Figure 5. OVFL Output Timing	9
Figure 6. Left Justified Serial Audio Interface	10
Figure 7. I ² S Serial Audio Interface	10
Figure 8. OVFL Output Timing, I2S Format	10
Figure 9. OVFL Output Timing, Left-Justified Format	10
Figure 10. Typical Connection Diagram	12
Figure 11. CS5381 Master Mode Clocking	13
Figure 12. Recommended Analog Input Buffer	15
Figure 13. Single Speed Mode Stopband Rejection	20
Figure 14. Single Speed Mode Transition Band	20
Figure 15. Single Speed Mode Transition Band (Detail)	20
Figure 16. Single Speed Mode Passband Ripple	20
Figure 17. Double Speed Mode Stopband Rejection	20
Figure 18. Double Speed Mode Transition Band	20
Figure 19. Double Speed Mode Transition Band (Detail)	21
Figure 20. Double Speed Mode Passband Ripple	21
Figure 21. Quad Speed Mode Stopband Rejection	21
Figure 22. Quad Speed Mode Transition Band	21
Figure 23. Quad Speed Mode Transition Band (Detail)	21
Figure 24. Quad Speed Mode Passband Ripple	21

LIST OF TABLES

Table 1. CS5381 Mode Control	13
Table 2. CS5381 Common Master Clock Frequencies	14
Table 3. CS5381 Slave Mode Clock Ratios	14

1 PIN DESCRIPTIONS



Power Supply and Ground

Pin Name	#	Pin Description
RST	1	Reset (Input) - The device enters a low power mode when low.
M/S	2	Master/Slave Mode (Input) - Selects operation as either clock master or slave.
LRCK	3	Left Right Clock (Input/Output) - Determines which channel, Left or Right, is currently active on the serial audio data line.
SCLK	4	Serial Clock (Input/Output) - Serial clock for the serial audio interface.
MCLK	5	Master Clock (Input) - Clock source for the delta-sigma modulator and digital filters.
VD	6	Digital Power (Input) - Positive power supply for the digital section.
GND	7, 18	Ground (Input) - Ground reference. Must be connected to analog ground.
VL	8	Logic Power (Input) - Positive power for the digital input/output.
SDOUT	9	Serial Audio Data Output (Output) - Output for two's complement serial audio data.
MDIV	10	MCLK Divider (Input) - Enables a master clock divide by two function.
HPF	11	High Pass Filter Enable (Input) - Enables the Digital High-Pass Filter.
I ² S/LJ	12	Serial Audio Interface Format Select (Input) - Selects either the left-justified or I ² S format for the SAI.
M0 M1	13, 14	Mode Selection (Input) - Determines the operational mode of the device.
OVFL	15	Overflow (Output, open drain) - Detects an overflow condition on both left and right channels.
AINL+ AINL-	16, 17	Differential Left Channel Analog Input (Input) - Signals are presented differentially to the delta-sigma modulators via the AINL+/- pins.
VA	19	Analog Power (Input) - Positive power supply for the analog section.
AINR+ AINR-	20, 21	Differential Right Channel Analog Input (Input) - Signals are presented differentially to the delta-sigma modulators via the AINR+/- pins.
VQ	22	Quiescent Voltage (Output) - Filter connection for the internal quiescent reference voltage.
REF_GND	23	Reference Ground (Input) - Ground reference for the internal sampling circuits.
FILT+	24	Positive Voltage Reference (Output) - Positive reference voltage for the internal sampling circuits.

2 CHARACTERISTICS AND SPECIFICATIONS

(All Min/Max characteristics and specifications are guaranteed over the Specified operating Conditions. Typical performance characteristics and specifications are derived from measurements taken at $V_A = 5.0V$, $V_D = V_L = 3.3V$, and $T_A = 25\text{ }^{\circ}\text{C}$.)

SPECIFIED OPERATING CONDITIONS (GND = 0 V; all voltages with respect to 0 V.)

Parameters		Symbol	Min	NOM	Max	Units
DC Power Supply						
DC Power Supplies:	Positive Analog	V_A	4.75	5.0	5.25	V
	Positive Digital	V_D	3.1	-	5.25	V
	Positive Logic	V_L	2.37	-	5.25	V
Ambient Operating Temperature (Power Applied)		T_A	-10	-	+70	$^{\circ}\text{C}$

ABSOLUTE MAXIMUM RATINGS (GND = 0V, All voltages with respect to ground.) (Note 3)

Parameter		Symbol	Min	Typ	Max	Units
DC Power Supplies:	Analog	V_A	-0.3	-	+6.0	V
	Logic	V_L	-0.3	-	+6.0	V
	Digital	V_D	-0.3	-	+6.0	V
Input Current	(Note 1)	I_{in}	-	-	± 10	mA
Analog Input Voltage	(Note 2)	V_{IN}	GND-0.7	-	$V_A+0.7$	V
Digital Input Voltage	(Note 2)	V_{IND}	-0.7	-	$V_L+0.7$	V
Ambient Operating Temperature (Power Applied)		T_A	-50	-	+95	$^{\circ}\text{C}$
Storage Temperature		T_{stg}	-65	-	+150	$^{\circ}\text{C}$

- Notes:
- Any pin except supplies. Transient currents of up to $\pm 100\text{ mA}$ on the analog input pins will not cause SRC latch-up.
 - The maximum over/under voltage is limited by the input current.
 - Operation beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.

ANALOG CHARACTERISTICS (CS5381-KS/KZ) (Test conditions (unless otherwise specified): Input test signal is a 1 kHz sine wave; measurement bandwidth is 10 Hz to 20 kHz.)

Parameter	Symbol	Min	Typ	Max	Unit
Single Speed Mode Fs = 48kHz					
Dynamic Range	A-weighted	114	120	-	dB
	unweighted	111	117	-	dB
Total Harmonic Distortion + Noise	(Note 4)				
	-1 dB	-	-105	-99	dB
	-20 dB	-	-97	-	dB
	-60 dB	-	-57	-	dB
Double Speed Mode Fs = 96kHz					
Dynamic Range	A-weighted	114	120	-	dB
	unweighted	111	117	-	dB
	40kHz bandwidth unweighted	-	114	-	dB
Total Harmonic Distortion + Noise	(Note 4)				
	-1 dB	-	-105	-99	dB
	-20 dB	-	-97	-	dB
	-60 dB	-	-57	-	dB
	40kHz bandwidth	-	-102	-	dB
Quad Speed Mode Fs = 192kHz					
Dynamic Range	A-weighted	114	120	-	dB
	unweighted	111	117	-	dB
	40kHz bandwidth unweighted	-	114	-	dB
Total Harmonic Distortion + Noise	(Note 4)				
	-1 dB	-	-105	-99	dB
	-20 dB	-	-97	-	dB
	-60 dB	-	-57	-	dB
	40kHz bandwidth	-	-102	-	dB
Dynamic Performance for All Modes					
Interchannel Isolation		-	110	-	dB
Interchannel Phase Deviation		-	0.0001	-	Degree
DC Accuracy					
Interchannel Gain Mismatch		-	0.1	-	dB
Gain Error			-	±5	%
Gain Drift		-	±100	-	ppm/°C
Offset Error	HPF enabled	-	0	-	LSB
	HPF disabled	-	100	-	LSB
Analog Input Characteristics					
Full-scale Input Voltage		1.9	2.0	2.1	Vrms
Input Impedance (Differential)	(Note 5)	37	-	-	kΩ
Common Mode Rejection Ratio	CMRR	-	100	-	dB

Notes: 4. Referred to the typical full-scale input voltage.

5. Measured between AIN+ and AIN-

DIGITAL FILTER CHARACTERISTICS (Note 6)

Parameter	Symbol	Min	Typ	Max	Unit
Single Speed Mode (2kHz to 50kHz sample rates)					
Passband (-0.1 dB) (Note 7)		0	-	0.47	Fs
Passband Ripple		-	-	±0.035	dB
Stopband (Note 7)		0.58	-	-	Fs
Stopband Attenuation		-95	-	-	dB
Total Group Delay (Fs = Output Sample Rate)	t_{gd}	-	12/Fs	-	s
Group Delay Variation vs. Frequency	Δt_{gd}	-	-	0.0	μs
Double Speed Mode (50kHz to 100kHz sample rates)					
Passband (-0.1 dB) (Note 7)		0	-	0.45	Fs
Passband Ripple		-	-	±0.035	dB
Stopband (Note 7)		0.68	-	-	Fs
Stopband Attenuation		-92	-	-	dB
Total Group Delay (Fs = Output Sample Rate)	t_{gd}	-	9/Fs	-	s
Group Delay Variation vs. Frequency	Δt_{gd}	-	-	0.0	μs
Quad Speed Mode (100kHz to 200kHz sample rates)					
Passband (-0.1 dB) (Note 7)		0	-	0.24	Fs
Passband Ripple		-	-	±0.035	dB
Stopband (Note 7)		0.78	-	-	Fs
Stopband Attenuation		-97	-	-	dB
Total Group Delay (Fs = Output Sample Rate)	t_{gd}	-	5/Fs	-	s
Group Delay Variation vs. Frequency	Δt_{gd}	-	-	0.0	μs
High Pass Filter Characteristics					
Frequency Response -3.0 dB	(Note 8)	-	1	-	Hz
-0.13 dB			20	-	Hz
Phase Deviation @ 20Hz (Note 8)		-	10	-	Deg
Passband Ripple		-	-	0	dB
Filter Setting Time			10 ⁵ /Fs		s

Notes: 6. Amplitude vs. Frequency response plots of this data are available in “Appendix” on page 20.

7. The filter frequency response scales precisely with Fs.

8. Response shown is for Fs equal to 48kHz. Filter characteristics scale with Fs.

SWITCHING CHARACTERISTICS - SERIAL AUDIO PORT (Logic "0" = GND = 0V; Logic "1" = VL, C_L = 20 pF)

Parameter		Symbol	Min	Typ	Max	Unit
Output Sample Rate	Single Speed Mode	F _s	2	-	50	kHz
	Double Speed Mode	F _s	50	-	100	kHz
	Quad Speed Mode	F _s	100	-	200	kHz
OVFL to LRCK edge setup time		t _{setup}	16/f _{sclk}	-	-	s
OVFL to LRCK edge hold time		t _{hold}	1/f _{sclk}	-	-	s
OVFL time-out on overrange condition			-	740	-	ms
			-	680	-	ms
MCLK Specifications						
MCLK Period		t _{clkw}	40	-	1953	ns
MCLK Pulse Width High		t _{clkh}	16	-	-	ns
MCLK Pulse Width Low		t _{clkl}	16	-	-	ns
Master Mode						
SCLK falling to LRCK		t _{mslr}	-20	-	20	ns
SCLK falling to SDOUT valid		t _{sdo}	0	-	32	ns
SCLK Duty Cycle			-	50	-	%
Slave Mode						
Single Speed						
Output Sample Rate		F _s	2	-	50	kHz
LRCK Duty Cycle			40	50	60	%
SCLK Period		t _{sclkw}	163	-	-	ns
SCLK High/Low		t _{sclkhl}	20	-	-	ns
SCLK falling to SDOUT valid		t _{dss}	-	-	32	ns
SCLK falling to LRCK edge		t _{slrd}	-20	-	20	ns
Double Speed						
Output Sample Rate		F _s	50	-	100	kHz
LRCK Duty Cycle			40	50	60	%
SCLK Period		t _{sclkw}	163	-	-	ns
SCLK High/Low		t _{sclkhl}	20	-	-	ns
SCLK falling to SDOUT valid		t _{dss}	-	-	32	ns
SCLK falling to LRCK edge		t _{slrd}	-20	-	20	ns
Quad Speed						
Output Sample Rate		F _s	100	-	200	kHz
LRCK Duty Cycle			40	50	60	%
SCLK Period		t _{sclkw}	81	-	-	ns
SCLK High/Low		t _{sclkhl}	20	-	-	ns
SCLK falling to SDOUT valid		t _{dss}	-	-	32	ns
SCLK falling to LRCK edge		t _{slrd}	-10	-	10	ns




Figure 1. Master Mode, Left Justified SAI




Figure 2. Slave Mode, Left Justified SAI




Figure 3. Master Mode, I²S SAI




Figure 4. Slave Mode, I²S SAI




Figure 5. \overline{OVFL} Output Timing




Figure 6. Left Justified Serial Audio Interface




Figure 7. I²S Serial Audio Interface




Figure 8. $\overline{\text{OVFL}}$ Output Timing, I²S Format




Figure 9. $\overline{\text{OVFL}}$ Output Timing, Left-Justified Format

DC ELECTRICAL CHARACTERISTICS (GND = 0V, all voltages with respect to ground.

MCLK=12.288 MHz; Master Mode)

Parameter	Symbol	Min	Typ	Max	Unit
Power Supply Current (Normal Operation)	VA VL, VD = 5 V VL, VD = 3.3V	IA ID ID	- 50 30 20	55 33 22	mA mA mA
Power Supply Current (Power-Down Mode) (Note 9)	VA VL, VD=5V	IA ID	- 100 100	- - -	uA uA
Power Consumption (Normal Operation)	VL, VD=5V VL, VD = 3.3V (Power-Down Mode)	- - -	- 400 316 1	- 440 348 -	mW mW mW
Power Supply Rejection Ratio (1 kHz) (Note 10)	PSRR	-	65	-	dB
VQ Nominal Voltage		-	2.5	-	V
Output Impedance		-	25	-	kΩ
Maximum allowable DC current source/sink		-	0.01	-	mA
Filt+ Nominal Voltage		-	5	-	V
Output Impedance		-	35	-	kΩ
Maximum allowable DC current source/sink		-	0.01	-	mA

Notes: 9. Power-Down Mode is defined as $\overline{\text{RST}}$ = Low with all clocks and data lines held static.

10. Valid with the recommended capacitor values on Filt+ and VQ as shown in the Typical Connection Diagram.

DIGITAL CHARACTERISTICS

Parameter	Symbol	Min	Typ	Max	Units
High-Level Input Voltage (% of VL)	V _{IH}	70%	-	-	V
Low-Level Input Voltage (% of VL)	V _{IL}	-	-	30%	V
High-Level Output Voltage at I _o = 100 uA (% of VL)	V _{OH}	70%	-	-	V
Low-Level Output Voltage at I _o = 100 uA (% of VL)	V _{OL}	-	-	15%	V
Input Leakage Current	I _{in}	-	-	±10	μA

3 TYPICAL CONNECTION DIAGRAM




Figure 10. Typical Connection Diagram

4 APPLICATIONS

4.1 Operational Mode/Sample Rate Range Select

The output sample rate, F_s , can be adjusted from 2kHz to 200kHz. The CS5381 must be set to the proper speed mode via the mode pins, M1 and M0. Refer to Table 1.

M1 (Pin 14)	M0 (Pin 13)	MODE	Output Sample Rate (F_s)
0	0	Single Speed Mode	2kHz - 50kHz
0	1	Double Speed Mode	50kHz - 100kHz
1	0	Quad Speed Mode	100kHz - 200kHz
1	1	Reserved	

Table 1. CS5381 Mode Control

4.2 System Clocking

The device supports operation in either Master Mode, where the left/right and serial clocks are synchronously generated on-chip, or Slave Mode, which requires external generation of the left/right and serial clocks. The device also includes a master clock divider in Master Mode where the master clock will be internally divided prior to any other internal circuitry when MDIV is enabled, set to logic 1. In Slave Mode, the MDIV pin needs to be disabled, set to logic 0.

4.2.1 Master Mode

In Master mode, LRCK and SCLK operate as outputs. The left/right and serial clocks are internally derived from the master clock with the left/right clock equal to F_s and the serial clock equal to $64 \times F_s$, as shown in Figure 11. Refer to Table 2 for common master clock frequencies.




Figure 11. CS5381 Master Mode Clocking

SAMPLE RATE (kHz)	MDIV = 0 MCLK (MHz)	MDIV = 1 MCLK (MHz)
32	8.192	16.384
44.1	11.2896	22.5792
48	12.288	24.576
64	8.192	16.384
88.2	11.2896	22.5792
96	12.288	24.576
176.4	11.2896	22.5792
192	12.288	24.576

Table 2. CS5381 Common Master Clock Frequencies

4.2.2 Slave Mode

LRCK and SCLK operate as inputs in Slave mode. It is recommended that the left/right clock be synchronously derived from the master clock and must be equal to F_s . It is also recommended that the serial clock be synchronously derived from the master clock and be equal to $64 \times F_s$ to maximize system performance. Refer to Table 3 for required clock ratios.

	Single Speed Mode $F_s = 2\text{kHz to } 50\text{kHz}$	Double Speed Mode $F_s = 50\text{kHz to } 100\text{kHz}$	Quad Speed Mode $F_s = 100\text{kHz to } 200\text{kHz}$
MCLK/LRCK Ratio	256x, 512x	128x, 256x	128x
SCLK/LRCK Ratio	64x, 128x	64x	64x

Table 3. CS5381 Slave Mode Clock Ratios

4.3 Power-up Sequence

Reliable power-up can be accomplished by keeping the device in reset until the power supplies, clocks and configuration pins are stable. It is also recommended that reset be enabled if the analog or digital supplies drop below the minimum specified operating voltages to prevent power glitch related issues.

The internal reference voltage must be stable for the device to produce valid data. Therefore, there is a delay between the release of reset and the generation of valid output, due to the finite output impedance of FILT+ and the presence of the external capacitance.

4.4 Analog Connections

The analog modulator samples the input at 6.144 MHz. The digital filter will reject signals within the stop-band of the filter. However, there is no rejection for input signals which are $(n \times 6.144 \text{ MHz})$ the digital passband frequency, where $n=0,1,2, \dots$ refer to Figure 12 which shows the suggested filter that will attenuate any noise energy at 6.144 MHz, in addition to providing the optimum source impedance for the modulators. The use of capacitors which have a large voltage coefficient (such as general purpose ceramics) must be avoided since these can degrade signal linearity.




Figure 12. Recommended Analog Input Buffer

4.5 High Pass Filter and DC Offset Calibration

The operational amplifiers in the input circuitry driving the CS5381 may generate a small DC offset into the A/D converter. The CS5381 includes a high pass filter after the decimator to remove any DC offset which could result in recording a DC level, possibly yielding "clicks" when switching between devices in a multichannel system.

The high pass filter continuously subtracts a measure of the DC offset from the output of the decimation filter. If the $\overline{\text{HPF}}$ pin is taken high during normal operation, the current value of the DC offset register is frozen and this DC offset will continue to be subtracted from the conversion result. This feature makes it possible to perform a system DC offset calibration by:

- 1) Running the CS5381 with the high pass filter enabled until the filter settles. See the Digital Filter Characteristics for filter settling time.
- 2) Disabling the high pass filter and freezing the stored DC offset.

A system calibration performed in this way will eliminate offsets anywhere in the signal path between the calibration point and the CS5381.

4.6 Overflow Detection

The CS5381 includes overflow detection on both the left and right channels. This time multiplexed information is presented as open drain, active low on pin 15, $\overline{\text{OVFL}}$. The OVFL_L and OVFL_R data will go to a logical low as soon as an overrange condition in either channel is detected. The data will remain low as specified in the Switching Characteristics - Serial Audio Port section. This ensures sufficient time to detect an overrange condition regardless of the speed mode. After the timeout, the OVFL_L and OVFL_R data will return to a logical high if there has not been any other overrange condition detected. Please note that an overrange condition on either channel will restart the timeout period for both channels.

4.6.1 $\overline{\text{OVFL}}$ Output Timing

In left-justified format, the $\overline{\text{OVFL}}$ pin is updated one SCLK period after an LRCK transition. In I²S format, the $\overline{\text{OVFL}}$ pin is updated two SCLK periods after an LRCK transition. Refer to Figures 8 and 9. In both cases the $\overline{\text{OVFL}}$ data can be easily demultiplexed by using the LRCK to latch the data. In left-justified format, the rising edge of LRCK would latch the right channel overflow status, and the falling edge of LRCK would latch the left channel overflow status. In I²S format, the falling edge of LRCK would latch the right channel overflow status and the rising edge of LRCK would latch the left channel overflow status.

4.7 Grounding and Power Supply Decoupling


As with any high resolution converter, the CS5381 requires careful attention to power supply and grounding arrangements if its potential performance is to be realized. Figure 10 shows the recommended power arrangements, with VA and VL connected to clean supplies. VD, which powers the digital filter, may be run from the system logic supply or may be powered from the analog supply via a resistor. In this case, no additional devices should be powered from VD. Decoupling capacitors should be as near to the ADC as possible, with the low value ceramic capacitor being the nearest. All signals, especially clocks, should be kept away from the FILT+ and VQ pins in order to avoid unwanted coupling into the modulators. The FILT+ and VQ decoupling capacitors, particularly the 0.1 μF , must be positioned to minimize the electrical path from FILT+ and REFGND. The CDB5381 evaluation board demonstrates the optimum layout and power supply arrangements. To minimize digital noise, connect the ADC digital outputs only to CMOS inputs.

4.8 Synchronization of Multiple Devices

In systems where multiple ADCs are required, care must be taken to achieve simultaneous sampling. To ensure synchronous sampling, the MCLK and LRCK must be the same for all of the CS5381's in the system. If only one master clock source is needed, one solution is to place one CS5381 in Master mode, and slave all of the other CS5381's to the one master. If multiple master clock sources are needed, a possible solution would be to supply all clocks from the same external source and time the CS5381 reset with the inactive edge of MCLK. This will ensure that all converters begin sampling on the same clock edge.


5 PACKAGE DIMENSIONS

24L SOIC (300 MIL BODY) PACKAGE DRAWING



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.093	0.104	2.35	2.65
A1	0.004	0.012	0.10	0.30
B	0.013	0.020	0.33	0.51
C	0.009	0.013	0.23	0.32
D	0.598	0.614	15.20	15.60
E	0.291	0.299	7.40	7.60
e	0.040	0.060	1.02	1.52
H	0.394	0.419	10.00	10.65
L	0.016	0.050	0.40	1.27
∞	0°	8°	0°	8°

24L TSSOP (4.4 mm BODY) PACKAGE DRAWING



DIM	INCHES			MILLIMETERS			NOTE
	MIN	NOM	MAX	MIN	NOM	MAX	
A	--	--	0.043	--	--	1.10	
A1	0.002	0.004	0.006	0.05	--	0.15	
A2	0.03346	0.0354	0.037	0.85	0.90	0.95	
b	0.00748	0.0096	0.012	0.19	0.245	0.30	2,3
D	0.303	0.307	0.311	7.70	7.80	7.90	1
E	0.248	0.2519	0.256	6.30	6.40	6.50	
E1	0.169	0.1732	0.177	4.30	4.40	4.50	1
e	--	0.026 BSC	--	--	0.65 BSC	--	
L	0.020	0.024	0.028	0.50	0.60	0.70	
∞	0°	4°	8°	0°	4°	8°	

JEDEC #: MO-153

Controlling Dimension is Millimeters.

- Notes:
1. "D" and "E1" are reference datums and do not include mold flash or protrusions, but do include mold mismatch and are measured at the parting line, mold flash or protrusions shall not exceed 0.20 mm per side.
 2. Dimension "b" does not include dambar protrusion/intrusion. Allowable dambar protrusion shall be 0.13 mm total in excess of "b" dimension at maximum material condition. Dambar intrusion shall not reduce dimension "b" by more than 0.07 mm at least material condition.
 3. These dimensions apply to the flat section of the lead between 0.10 and 0.25 mm from lead tips.

THERMAL CHARACTERISTICS

Parameter	Symbol	Min	Typ	Max	Unit
Allowable Junction Temperature		-	-	135	°C
Junction to Ambient Thermal Impedance	θ_{JA}	-	70	-	°C/W

6 PARAMETER DEFINITIONS

Dynamic Range

The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth. Dynamic Range is a signal-to-noise ratio measurement over the specified bandwidth made with a -60 dBFS signal. 60 dB is added to resulting measurement to refer the measurement to full-scale. This technique ensures that the distortion components are below the noise level and do not affect the measurement. This measurement technique has been accepted by the Audio Engineering Society, AES17-1991, and the Electronic Industries Association of Japan, EIAJ CP-307. Expressed in decibels.

Total Harmonic Distortion + Noise

The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth (typically 10 Hz to 20 kHz), including distortion components. Expressed in decibels. Measured at -1 and -20 dBFS as suggested in AES17-1991 Annex A.

Frequency Response

A measure of the amplitude response variation from 10 Hz to 20 kHz relative to the amplitude response at 1 kHz. Units in decibels.

Interchannel Isolation

A measure of crosstalk between the left and right channels. Measured for each channel at the converter's output with no signal to the input under test and a full-scale signal applied to the other channel. Units in decibels.

Interchannel Gain Mismatch

The gain difference between left and right channels. Units in decibels.

Gain Error

The deviation from the nominal full-scale analog input for a full-scale digital output.

Gain Drift

The change in gain value with temperature. Units in ppm/°C.

Offset Error

The deviation of the mid-scale transition (111...111 to 000...000) from the ideal. Units in mV.

7 APPENDIX




Figure 13. Single Speed Mode Stopband Rejection




Figure 14. Single Speed Mode Transition Band




Figure 15. Single Speed Mode Transition Band (Detail)




Figure 16. Single Speed Mode Passband Ripple




Figure 17. Double Speed Mode Stopband Rejection




Figure 18. Double Speed Mode Transition Band




Figure 19. Double Speed Mode Transition Band (Detail)




Figure 20. Double Speed Mode Passband Ripple




Figure 21. Quad Speed Mode Stopband Rejection




Figure 22. Quad Speed Mode Transition Band




Figure 23. Quad Speed Mode Transition Band (Detail)




Figure 24. Quad Speed Mode Passband Ripple