



Universal Synchronous EPLD

Features

- 100-MHz output registered operation
- Twelve I/O macrocells, each having:
 - Registered, three-state I/O pins
 - Input and output register clock select multiplexer
 - Feed back multiplexer
 - Output enable (OE) multiplexer
- Bypass on input and output registers
- All twelve macrocell state registers can be hidden
- User configurable I/O macrocells to implement JK or RS flip-flops and T or D registers
- Input multiplexer per pair of I/O macrocells allows I/O pin associated with a hidden macrocell state register to be saved for use as an input
- Four dedicated hidden registers
- Twelve dedicated registered inputs with individually programmable bypass option
- Three separate clocks—two input clocks, two output clocks
- Common (pin 14-controlled) or product term-controlled output enable for each I/O pin
- 256 product terms—32 per pair of macrocells, variable distribution
- Global, synchronous, product term-controlled, state register set and reset—inputs to product term are clocked by input clock

- 2-ns input set-up and 9-ns output register clock to output
- 10-ns input register clock to state register clock
- 28-pin, 300-mil DIP, LCC, PLCC
- Erasable and reprogrammable
- Programmable security bit

Functional Description

The CY7C335 is a high-performance, erasable, programmable logic device (EPLD) whose architecture has been optimized to enable the user to easily and efficiently construct very high performance state machines.


The architecture of the CY7C335, consisting of the user-configurable output macrocell, bidirectional I/O capability, input registers, and three separate clocks, enables the user to design high-performance state machines that can communicate either with each other or with microprocessors over bidirectional parallel buses of user-definable widths.

The four clocks permit independent, synchronous state machines to be synchronized to each other.

The user-configurable macrocells enable the designer to designate JK-, RS-, T-, or D-type devices so that the number of product terms required to implement the logic is minimized.


The CY7C335 is available in a wide variety of packages including 28-pin, 300-mil plastic and ceramic DIPs, PLCCs, and LCCs.

Logic Block Diagram



C335-1

Pin Configurations



Selection Guide

		CY7C335-100	CY7C335-83	CY7C335-66	CY7C335-50
Maximum Operating Frequency (MHz)	Commercial	100	83.3	66.6	50
	Military		83.3	66.6	50
I _{CC1} (mA)	Commercial	140	140	140	140
	Military		160	160	160

Architecture Configuration Bits


The architecture configuration bits are used to program the multiplexers. The function of the architecture bits is outlined in *Table 1*.

Table 1. Architecture Configuration Bits

Architecture Configuration Bit		Number of Bits	Value	Function
C0	Output Enable Select MUX	12 Bits, 1 Per I/O Macrocell	0—Virgin State	Output Enable Controlled by Product Term
			1—Programmed	Output Enable Controlled by Pin 14
C1	State Register Feed Back MUX	12 Bits, 1 Per I/O Macrocell	0—Virgin State	State Register Output is Fed Back to Input Array
			1—Programmed	I/O Macrocell is Configured as an Input and Output of Input Path is Fed to Array
C2	I/O Macrocell Input Register Clock Select MUX	12 Bits, 1 Per I/O Macrocell	0—Virgin State	ICLK1 Controls the Input Register I/O Macrocell Input Register Clock Input
			1—Programmed	ICLK2 Controls the Input Register I/O Macrocell Input Register Clock Input
C3	Input Register Bypass MUX—I/O Macrocell	12 Bits, 1 Per I/O Macrocell	0—Virgin State	Selects Input to Feedback MUX from Input Register
			1—Programmed	Selects Input to Feedback MUX from I/O pin
C4	Output Register Bypass MUX	12 Bits, 1 Per I/O Macrocell	0—Virgin State	Selects Output from the State Register
			1—Programmed	Selects Output from the Array, Bypassing the State Register
C5	State Clock MUX	16 Bits, 1 Per I/O Macrocell and 1 Per Hidden Macrocell	0—Virgin State	State Clock 1 Controls the State Register
			1—Programmed	State Clock 2 Controls the State Register

Table 1. Architecture Configuration Bits (continued)

Architecture Configuration Bit		Number of Bits	Value	Function
C6	Dedicated Input Register Clock Select MUX	12 Bits, 1 Per Dedicated Input Cell	0—Virgin State	ICLK1 Controls the Input Register I/O Macrocell Dedicated Input Register Clock Input
			1—Programmed	ICLK2 Controls the Input Register I/O Macrocell Dedicated Input Register Clock Input
C7	Input Register Bypass MUX—Input Cell	12 Bits, 1 Per Dedicated Input Cell	0—Virgin State	Selects Input to Array from Input Register
			1—Programmed	Selects Input to Array from Input Pin
C8	ICLK2 Select MUX	1 Bit	0—Virgin State	Input Clock 2 Controlled by Pin 2
			1—Programmed	Input Clock 2 Controlled by Pin 3
C9	ICLK1 Select MUX	1 Bit	0—Virgin State	Input Clock 1 Controlled by Pin 2
			1—Programmed	Input Clock 1 Controlled by Pin 1
C10	SCLK2 Select MUX	1 Bit	0—Virgin State	State Clock 2 Grounded
			1—Programmed	State Clock 2 Controlled by Pin 3
CX (11–16)	I/O Macrocell Pair Input Select MUX	6 Bits, 1 Per I/O Macrocell Pair	0—Virgin State	Selects Data from I/O Macrocell Input Path of Macrocell A of Macrocell Pair
			1—Programmed	Selects Data from I/O Macrocell Input Path of Macrocell B of Macrocell Pair



C335–4

Figure 1. CY7C335 Input Macrocell




Figure 2. CY7C335 Input/Output Macrocell




Figure 3. CY7C335 Hidden Macrocell




Figure 4. CY7C335 Input Clocking Scheme

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65°C to +150°C

Ambient Temperature with
Power Applied..... -55°C to +125°C

Supply Voltage to Ground Potential
(Pin 22 to Pins 8 and 21) -0.5V to +7.0V

DC Voltage Applied to Outputs
in High Z State -0.5V to +7.0V

DC Input Voltage..... -3.0V to +7.0V

Output Current into Outputs (Low)..... 12 mA

Static Discharge Voltage >2001V
(per MIL-STD-883, Method 3015)

Latch-Up Current..... >200 mA

DC Programming Voltage..... 13.0V

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +75°C	5V ± 10%
Industrial	-40°C to +85°C	5V ± 10%
Military ^[1]	-55°C to +125°C	5V ± 10%

Electrical Characteristics Over the Operating Range^[2]

Parameter	Description	Test Conditions			Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL}	I _{OH} = -3.2 mA	Com'l	2.4		V
				Mil/Ind			
V _{OL}	Output LOW Voltage	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL}	I _{OL} = 12 mA	Com'l		0.5	V
				Mil/Ind			
V _{IH}	Input HIGH Level	Guaranteed Input Logical HIGH Voltage for All Inputs ^[3]			2.2		V
V _{IL}	Input LOW Level	Guaranteed Input Logical LOW Voltage for All Inputs ^[3]				0.8	V
I _{IX}	Input Leakage Current	V _{SS} ≤ V _{IN} ≤ V _{CC} , V _{CC} = Max.			-10	10	μA
I _{OZ}	Output Leakage Current	V _{CC} = Max., V _{SS} ≤ V _{OUT} ≤ V _{CC}			-40	40	μA
I _{SC}	Output Short Circuit Current	V _{CC} = Max., V _{OUT} = 0.5V ^[4, 5]			-30	-90	mA
I _{CC1}	Standby Power Supply Current	V _{CC} = Max., V _{IN} = GND Outputs Open	Com'l			140	mA
			Mil/Ind			160	mA
I _{CC2}	Power Supply Current at Frequency ^[5]	V _{CC} = Max., Outputs Disabled (in High Z State), Device Operating at f _{MAX} External (f _{MAX5})	Com'l			180	mA
			Mil/Ind			200	mA





Capacitance^[5]

Parameter	Description	Test Conditions	Min.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 2.0V @ f = 1 MHz		10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 2.0V @ f = 1 MHz		10	pF

Notes:

1. t_A is the "instant on" case temperature.
2. See the last page of this specification for Group A subgroup testing information.
3. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
4. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. V_{OUT} = 0.5V has been chosen to avoid test problems caused by ground degradation.
5. Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms (Commercial)



Parameter	V _X	Output Waveform Measurement Level	
t _{PXZ} (-)	1.5V	V _{OH}	C335-12
t _{PXZ} (+)	2.6V	V _{OL}	C335-13
t _{PZX} (+)	V _{th}	V _X	C335-14
t _{PZX} (-)	V _{th}	V _X	C335-15
t _{CER} (-)	1.5V	V _{OH}	C335-16
t _{CER} (+)	2.6V	V _{OL}	C335-17
t _{CEA} (+)	V _{th}	V _X	C335-18
t _{CEA} (-)	V _{th}	V _X	C335-19

Figure 5. Test Waveforms

Commercial AC Characteristics

Parameter	Description	7C335–100		7C335–83		7C335–66		7C335–50		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Combinatorial Mode Parameters										
t _{PD}	Input to Output Propagation Delay		15		15		20		25	ns
t _{EA}	Input to Output Enable		15		15		20		25	ns
t _{ER}	Input to Output Disable		15		15		20		25	ns
Input Registered Mode Parameters										
t _{WH}	Input and Output Clock Width HIGH ^[5]	4		5		6		8		ns
t _{WL}	Input and Output Clock Width LOW ^[5]	4		5		6		8		ns
t _{IS}	Input or Feedback Set-Up Time to Input Clock	2		2		2		3		ns
t _{IH}	Input Register Hold Time from Input Clock	2		2		2		3		ns
t _{ICO}	Input Register Clock to Output Delay		18		18		20		25	ns
t _{IOH}	Output Data Stable Time from Input Clock	3		3		3		3		ns
t _{IOH} – t _{IH} 33x	Output Data Stable from Input Clock Minus Input Register Hold Time for 7C335 ^[6]	0		0		0		0		ns
t _{PZX}	Pin 14 Enable to Output Enabled		12		12		15		20	ns
t _{PXZ}	Pin 14 Disable to Output Disabled		12		12		15		20	ns
f _{MAX1}	Maximum Frequency of (2) CY7C335s in Input Registered Mode (Lowest of 1/(t _{ICO} +t _{IS}) & 1/(t _{WL} +t _{WH})) ^[5]	50		50		45.4		35.7		MHz
f _{MAX2}	Maximum Frequency Data Path in Input Registered Mode (Lowest of (1/(t _{ICO}), 1/(t _{WH} +t _{WL}), 1/(t _{IS} +t _{IH})) ^[5]	55.5		55.5		50		40		MHz
t _{ICEA}	Input Clock to Output Enabled		17		17		20		25	ns
t _{ICER}	Input Clock to Output Disabled		15		15		20		25	ns
Output Registered Mode Parameters										
t _{CEA}	Output Clock to Output Enabled ^[5]		17		17		20		25	ns
t _{CER}	Output Clock to Output Disabled ^[5]		15		15		20		25	ns
t _S	Output Register Input Set-Up Time from Output Clock	8		9		12		15		ns
t _H	Output Register Input Hold Time from Output Clock	0		0		0		0		ns
t _{CO}	Output Register Clock to Output Delay		9		10		12		15	ns
t _{CO2}	Input Output Register Clock or Latch Enable to Combinatorial Output Delay (Through Logic Array) ^[5]		17		18		23		30	ns
t _{OH}	Output Data Stable Time from Output Clock	2		2		2		2		ns
t _{OH2}	Output Data Stable Time From Output Clock (Through Memory Array) ^[5]	3		3		3		3		ns
t _{OH2} –t _{IH}	Output Data Clock Stable Time From Output Clock Minus Input Register Hold Time ^[5]	0		0		0		0		ns
f _{MAX3}	Maximum Frequency with Internal Feedback in Output Registered Mode ^[5]	100		83.3		66.6		50		MHz
f _{MAX4}	Maximum Frequency of (2) CY7C335s in Output Registered Mode (Lowest of 1/(t _{CO} + t _S) & 1/(t _{WL} + t _{WH})) ^[5]	58.8		50		41.6		33.3		MHz
f _{MAX5}	Maximum Frequency Data Path in Output Registered Mode (Lowest of 1/(t _{CO}), 1/(t _{WL} + t _{WH}), 1/(t _S + t _H)) ^[5]	111		100		83.3		62.5		MHz
t _{OH} – t _{IH} 33x	Output Data Stable from Output Clock Minus Input Register Hold Time for 7C335 ^[6]	0		0		0		0		ns

Commercial AC Characteristics (continued)

Parameter	Description	7C335–100		7C335–83		7C335–66		7C335–50		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Pipelined Mode Parameters										
t _{COS}	Input Clock to Output Clock	10		12		15		20		ns
f _{MAX6}	Maximum Frequency Pipelined Mode (Lowest of 1/(t _{COS}), 1/(t _{CO}), 1/(t _{WL} + t _{WH})), 1/(t _{IS} + t _{IH}))[5]	100		83.3		66.6		50		MHz
f _{MAX7}	Maximum Frequency of (2) CY7C335s in Pipelined Mode (Lowest of 1/(t _{CO} + t _{IS}) or 1/t _{COS})	90.9		83.3		66.6		50		MHz
Power-Up Reset Parameters										
t _{POR}	Power-Up Reset Time[5, 7]		1		1		1		1	μs

Military/Industrial AC Characteristics

Parameter	Description	7C335–83		7C335–66		Unit
		Min.	Max.	Min.	Max.	
Combinatorial Mode Parameters						
t _{PD}	Input to Output Propagation Delay		20		20	ns
t _{EA}	Input to Output Enable		20		20	ns
t _{ER}	Input to Output Disable		20		20	ns
Input Registered Mode Parameters						
t _{WH}	Input and Output Clock Width HIGH ^[5]	5		6		ns
t _{WL}	Input and Output Clock Width LOW ^[5]	5		6		ns
t _{IS}	Input or Feedback Set-Up Time to Input Clock	3		3		ns
t _{IH}	Input Register Hold Time from Input Clock	3		3		ns
t _{ICO}	Input Register Clock to Output Delay		23		23	ns
t _{IOH}	Output Data Stable Time from Input Clock	3		3		ns
t _{IOH} – t _{IH} 33x	Output Data Stable from Input Clock Minus Input Register Hold Time for 7C335 ^[6]	0		0		ns
t _{PZX}	Pin 14 Enable to Output Enabled		15		15	ns
t _{PXZ}	Pin 14 Disable to Output Disabled		15		15	ns
f _{MAX1}	Maximum Frequency of (2) CY7C335s in Input Registered Mode (Lowest of 1/(t _{ICO} +t _{IS}) & 1/(t _{WL} +t _{WH})) ^[5]	38.4		38.4		MHz
f _{MAX2}	Maximum Frequency Data Path in Input Registered Mode (Lowest of (1/(t _{ICO}), 1/(t _{WH} +t _{WL}), 1/(t _{IS} +t _{IH})) ^[5]	43.4		43.4		MHz
t _{ICEA}	Input Clock to Output Enabled		20		20	ns
t _{ICER}	Input Clock to Output Disabled		20		20	ns
Output Registered Mode Parameters						
t _{CEA}	Output Clock to Output Enabled ^[5]		20		20	ns
t _{CER}	Output Clock to Output Disabled ^[5]		20		20	ns
t _S	Output Register Input Set-Up Time to Output Clock	10		12		ns
t _H	Output Register Input Hold Time from Output Clock	0		0		ns
t _{CO}	Output Register Clock to Output Delay		11		12	ns
t _{CO2}	Output Register Clock or Latch Enable to Combinatorial Output Delay (Through Logic Array) ^[5]		22		23	ns


Notes:

- This specification is intended to guarantee interface compatibility of the other members of the CY7C330 family with the CY7C335. This specification is met for the devices operating at the same ambient temperature and at the same power supply voltage.
- This part has been designed with the capability to reset during system power-up. Following power-up, the input and output registers will be reset to a logic LOW state. The output state will depend on how the array is programmed.

Military/Industrial AC Characteristics (continued)


Parameter	Description	7C335–83		7C335–66		Unit
		Min.	Max.	Min.	Max.	
t_{OH}	Output Data Stable Time from Output Clock	2		2		ns
t_{OH2}	Output Data Stable Time From Output Clock (Through Memory Array) ^[5]	3		3		ns
$t_{OH2}-t_{IH}$	Output Data Clock Stable Time From Output Clock Minus Input Register Hold Time ^[5]	0		0		ns
f_{MAX3}	Maximum Frequency with Internal Feedback in Output Registered Mode ^[5]	83.3		66.6		MHz
f_{MAX4}	Maximum Frequency of (2) CY7C335s in Output Registered Mode (Lower of $1/(t_{CO} + t_S)$ & $1/(t_{WL} + t_{WH})$) ^[5]	47.6		41.6		MHz
f_{MAX5}	Maximum Frequency Data Path in Output Registered Mode (Lowest of $1/(t_{CO})$, $1/(t_{WL} + t_{WH})$, $1/(t_S + t_H)$) ^[5]	90.9		83.3		MHz
$t_{OH} - t_{IH}$ 33x	Output Data Stable from Output Clock Minus Input Register Hold Time for 7C335 ^[6]	0		0		ns
Pipelined Mode Parameters						
t_{COS}	Input Clock to Output Clock	12		15		ns
f_{MAX6}	Maximum Frequency Pipelined Mode (Lowest of $1/(t_{COS})$, $1/(t_{IS})$, or $1/(t_{CO})$), $1/(t_{IS} + t_{IH})$) ^[5]	83.3		66.6		MHz
f_{MAX7}	Maximum Frequency of (2) CY7C335s in Pipelined Mode (Lowest of $1/(t_{CO} + t_{IS})$ or $1/t_{COS}$)	71.4		66.6		MHz
Power-Up Reset Parameters						
t_{POR}	Power-Up Reset Time ^[5, 7]		1		1	μs

Switching Waveform




C335-20

Power-Up Reset Waveform^[7]




C335-21

Block Diagram (Page 1 of 2)



Block Diagram (Page 2 of 2)



C335-23

Ordering Information

f_{MAX} (MHz)	I_{CC1} (mA)	Ordering Code	Package Name	Package Type	Operating Range
100	140	CY7C335-100WC	W22	28-Lead (300-Mil) Windowed CerDIP	Commercial
83.3	160	CY7C335-83LMB	L64	28-Square Leadless Chip Carrier	Military
		CY7C335-83QMB	Q64	28-Pin Windowed Leadless Chip Carrier	
		CY7C335-83WMB	W22	28-Lead (300-Mil) Windowed CerDIP	
	140	CY7C335-83HC	H64	28-Pin Windowed Leaded Chip Carrier	Commercial
		CY7C335-83JC	J64	28-Lead Plastic Leaded Chip Carrier	
		CY7C335-83WC	W22	28-Lead (300-Mil) Windowed CerDIP	
66.6	160	CY7C335-66QMB	Q64	28-Pin Windowed Leadless Chip Carrier	Military
	140	CY7C335-66HC	H64	28-Pin Windowed Leaded Chip Carrier	Commercial
		CY7C335-66JC	J64	28-Lead Plastic Leaded Chip Carrier	
		CY7C335-66PC	P21	28-Lead (300-Mil) Molded DIP	
		CY7C335-66WC	W22	28-Lead (300-Mil) Windowed CerDIP	
50	140	CY7C335-50JC	J64	28-Lead Plastic Leaded Chip Carrier	Commercial
		CY7C335-50PC	P21	28-Lead (300-Mil) Molded DIP	

MILITARY SPECIFICATIONS
Group A Subgroup Testing
DC Characteristics


Parameter	Subgroups
V_{OH}	1, 2, 3
V_{OL}	1, 2, 3
V_{IH}	1, 2, 3
V_{IL}	1, 2, 3
I_{IX}	1, 2, 3
I_{OZ}	1, 2, 3
I_{CC}	1, 2, 3

Switching Characteristics


Parameter	Subgroups
t_{PD}	9, 10, 11
t_{ICO}	9, 10, 11
t_{IS}	9, 10, 11
t_{CO}	9, 10, 11
t_S	9, 10, 11
t_H	9, 10, 11
t_{COS}	9, 10, 11

Package Diagrams


28-Lead (300-Mil) CerDIP D22
MIL-STD-1835 D-15 Config.A




28-Lead Plastic Leaded Chip Carrier J64



28-Square Leadless Chip Carrier L64
MIL-STD-1835 C-4




28-Pin Windowed Leadless Chip Carrier Q64
MIL-STD-1835 C-4




Package Diagrams (continued)

28-Pin Windowed Leaded Chip Carrier H64




Package Diagrams (continued)

28-Lead (300-Mil) Molded DIP P21



28-Lead (300-Mil) Windowed CerDIP W22
MIL-STD-1835 D-15 Config.A



Document Title: CY7C335 Universal Synchronous EPLD Document Number: 38-03017				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	106317	04/30/01	SZV	Change from Spec number: 38-00186 to 38-03017