

512K x 8 PDIP Static RAM

Features

- 4.5V–5.5V operation
- CMOS SRAM for optimum speed and power
- Low active power (165 mW max.)
- Low standby power (L Version)—(110 μ W max)
- 2V data retention (L Version)
- JEDEC-compatible pinout
- 32-pin, 0.6-inch-wide DIP package
- TTL-compatible inputs and outputs


Functional Description

The CYM1465A is a high-performance CMOS static RAM organized as 512K words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (\overline{CE}), an active LOW Output Enable (\overline{OE}), and three-state drivers. This device has

an automatic power-down feature that reduces power consumption by more than 99% when deselected.

Writing to the SRAM is accomplished when the chip select (\overline{CS}) and write enable (\overline{WE}) inputs are both LOW. Data on the eight input/output pins (I/O_0 through I/O_7) of the device is then written into the memory location specified on the address pins (A_0 through A_{18}). Reading from the device is accomplished by taking chip select (\overline{CE}) and output enable (\overline{OE}) LOW while write enable (\overline{WE}) remains inactive or HIGH. Under these conditions, the contents of the memory location specified on the address pins (A_0 through A_{18}) will appear on the eight appropriate data input/output pins (I/O_0 through I/O_7). The eight input/output pins (I/O_0 through I/O_7) are placed in a high impedance state when the device is deselected (\overline{CE} HIGH), the outputs are disabled (\overline{OE} HIGH), or during a write operation (\overline{CE} LOW, and \overline{WE} LOW).

The CYM1465A is available in a 32-pin 600-mil wide body PDIP package.



Selection Guide

	CYM1465A-70	CYM1465A-85
Maximum Access Time (ns)	70	85
Maximum Operating Current (mA)	20	20
Maximum Standby Current (μ A)	20	20

Maximum Ratings

(Above which the useful life may be impaired.)

Storage Temperature -55°C to +150°C

Ambient Temperature with
Power Applied..... -10°C to +85°C

Supply Voltage to Ground Potential..... -0.5V to +7.0V

DC Voltage Applied to Outputs
in High Z State -0.5V to +7.0V

DC Input Voltage -0.5V to +7.0V

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 10%
Industrial	-40°C to +85°C	5V ± 10%


Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	CYM1465A		Unit
			Min.	Max.	
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -1.0 mA	2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 2.1 mA		0.4	V
V _{IH}	Input HIGH Voltage		2.2	V _{CC} + 0.3	V
V _{IL}	Input LOW Voltage		-0.3	0.8	V
I _{IX}	Input Load Current	GND ≤ V _I ≤ V _{CC}	-1	+1	μA
I _{OZ}	Output Leakage Current	GND ≤ V _O ≤ V _{CC} , Output Disabled	-1	+1	μA
I _{CC}	V _{CC} Operating Supply Current	V _{CC} = Max., I _{OUT} = 0 mA, $\overline{CS} \leq V_{IL}$		20	mA
I _{SB1}	Automatic \overline{CS} Power-Down Current	Max. V _{CC} , $\overline{CE} \geq V_{IH}$, Min. Duty Cycle = 100%		1.5	mA
I _{SB2}	Automatic \overline{CS} Power-Down Current	Max. V _{CC} , $\overline{CE} > V_{CC} - 0.3V$, V _{IN} > V _{CC} - 0.3V or V _{IN} < 0.3V		20	μA

Capacitance^[1]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	T _A = 25°C, f = 1 MHz, V _{CC} = 5.0V	8	pF
C _{OUT}	Output Capacitance		10	pF

AC Test Loads and Waveforms



Notes:

1. Tested on a sample basis.
2. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5V, input levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 100-pF load capacitance for 85-, 100-, 120-, and 150-ns speeds. C_L = 30 pF for 70-ns speed.

Switching Characteristics Over the Operating Range^[2]

Parameter	Description	CYM1465A-70		CYM1465A-85		Unit
		Min.	Max.	Min.	Max.	
READ CYCLE						
t _{RC}	Read Cycle Time	70		85		ns
t _{AA}	Address to Data Valid		70		85	ns
t _{OHA}	Data Hold from Address Change	10		10		ns
t _{ACE}	\overline{CE} LOW to Data Valid		70		85	ns
t _{DOE}	\overline{OE} LOW to Data Valid		35		45	ns
t _{LZOE}	\overline{OE} LOW to Low Z	5		5		ns
t _{HZOE}	\overline{OE} HIGH to High Z ^[3]		25		30	ns
t _{LZCS}	\overline{CE} LOW to Low Z	10		10		ns
t _{HZCS}	\overline{CE} HIGH to High Z ^[3]		25		30	ns
t _{PU}	\overline{CE} LOW to Power Down	0		0		
t _{PD}	\overline{CE} HIGH to Power Down		70		85	
WRITE CYCLE ^[4]						
t _{WC}	Write Cycle Time	70		85		ns
t _{SCE}	\overline{CE} LOW to Write End	60		75		ns
t _{AW}	Address Set-Up to Write End	60		75		ns
t _{HA}	Address Hold from Write End	0		0		ns
t _{SA}	Address Set-Up to Write Start	0		0		ns
t _{PWE}	\overline{WE} Pulse Width	55		65		ns
t _{SD}	Data Set-Up to Write End	30		35		ns
t _{HD}	Data Hold from Write End	0		0		ns
t _{LZWE}	\overline{WE} HIGH to Low Z	5		5		ns
t _{HZWE}	\overline{WE} LOW to High Z ^[3]		25		30	ns


Data Retention Characteristics Over the Operating Range (L Version Only)

Parameter	Description	Test Conditions	Commercial		Industrial		Unit
			Min.	Max.	Min.	Max.	
V_{DR}	V_{CC} for Retention Data		2		2		V
I_{CCDR3}	Data Retention Current	No Input may exceed $V_{CC}+0.3V$		20		20	μA
$t_{CDR}^{[5]}$	Chip Deselect to Data Retention Time	$V_{DR} = 3.0V$,	0		0		ns
$t_R^{[5]}$	Operation Recovery Time	$\overline{CE} > V_{CC} - 0.3V$, $V_{IN} > V_{CC} - 0.3V$ or $V_{IN} < 0.3V$	t_{RC}		t_{RC}		ns

Notes:


- $C_L = 5 \text{ pF}$ as in part (b) of AC Test Loads and Waveforms. Transition is measured $\pm 500 \text{ mV}$ from steady-state voltage.
- The internal write time of the memory is defined by the overlap of \overline{CS} LOW and \overline{WE} LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
- Guaranteed, not tested.

Data Retention Waveform




Switching Waveforms

Read Cycle No. 1^[6,7]





Read Cycle No. 2^[6,8]



Notes:

6. \overline{WE} is HIGH for read cycle.
7. Device is continuously selected, $\overline{CE} = V_{IL}$.
8. Address valid prior to or coincident with \overline{CE} transition LOW.

Switching Waveforms (continued)
Write Cycle No. 1 ($\overline{\text{WE}}$ Controlled)^[4]

Write Cycle No. 2 ($\overline{\text{CE}}$ Controlled)^[4,9]

Note:

9. If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in a high-impedance state.

Truth Table


Inputs			Output	Mode
CE	WE	OE		
H	X	X	High Z	Deselect/Power-Down
L	H	L	Data Out	Read Word
L	L	X	Data In	Write Word
L	H	H	High Z	Deselect

Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
70	CYM1465ALPD-70C	P19	32-Pin DIP Module	Commercial
70	CYM1465ALPD-70I	P19	32-Pin DIP Module	Industrial
85	CYM1465ALPD-85C	P19	32-Pin DIP Module	Commercial
85	CYM1465ALPD-85I	P19	32-Pin DIP Module	Industrial

Package Diagram

32-Lead (600-Mil) Molded DIP P19



Revision History

Document Title: CYM1465A 512K x 8 PDIP Static RAM Document Number: 38-05269				
REV.	ECN NO.	ISSUE DATE	ORIG. OF CHANGE	DESCRIPTION OF CHANGE
**	114171	3/19/02	DSG	Change from Spec number: 38-M-00036 to 38-05269