

GENERAL DESCRIPTION

The EM78811 is an 8-bit CID (Call Identification) RISC type microprocessor with low power , high speed CMOS technology. Integrated onto a single chip are on_chip watchdog (WDT) , RAM , ROM , programmable real time clock /counter , internal interrupt , power down mode , LCD driver , FSK decoder , DTMF generator and tri-state I/O . The EM78811 provides a single chip solution to design a CID of calling message_display .

FEATURES

CPU

- Operating voltage range : 2.5V~5.5V
- 16K X13 on chip ROM
- 2.8K X 8 on chip RAM
- Up to 32 bi-directional tri-state I/O ports
- 8 level stack for subroutine nesting
- 8-bit real time clock/counter (TCC)
- Two sets of 8 bit counters can be interrupt sources
- Selective signal sources and trigger edges , and with overflow interrupt
- Programmable free running on chip watchdog timer
- 99.9% single instruction cycle commands
- Three modes (internal clock 3.679MHz)
 1. sleep mode : CPU and 3.679MHz clock turn off, 32.768KHz clock turn off
 2. Idle mode : CPU and 3.679 MHz clock turn off, 32.768KHz clock turn on
 3. Green mode : 3.679MHz clock turn off, CPU and 32.768KHz clock turn on
 4. Normal mode : 3.679MHz clock turn on , CPU and 32.768KHz clock turn on
- Ring on voltage detector and low battery detector
- Input port wake up function
- 8 interrupt source , 4 external , 4 internal
- 100 QFP or chip
- Port key scan function
- Port interrupt, Pull high and Open drain functions
- Clock frequency 32.768KHz
- Main clock can switch to 1.84MHz by code option

CID

- Operation Voltage 3.5 ~5.5V for FSK
- Operation Voltage 2.5 ~5.5V for DTMF
- Bell 202 , V.23 FSK demodulator
- DTMF generator
- Ring detector on chip


LCD

- LCD operation voltage chosen by software
- Common driver pins : 16
- Segment driver pins : 60
- 1/4 bias
- 1/8,1/16 duty


APPLICATION


1. adjunct units
2. answering machines
3. feature phones

PIN ASSIGNMENTS



FUNCTIONAL BLOCK DIAGRAM





PIN DESCRIPTIONS

Symbol	Type	Function
VDD1,VDD2 AVDD	POWER	digital power analog power
VSS1,VSS2 AVSS	POWER	digital ground analog ground
XTin	I	Input pin for 32.768 kHz oscillator
XTout	O	Output pin for 32.768 kHz oscillator
COM0..COM7 COM8..COM15	O O (PORT6)	Common driver pins of LCD drivers
SEG0..SEG43 SEG44..SEG51 SEG52..SEG59	 0 (PORT8) O (PORT9)	Segment driver pins of LCD drivers PORT9 AS FUNCTION KEY CAN WAKE UP WATCHDOG.
PLLC	I	Phase loop lock capacitor, connect a capacitor 0.01μ to 0.047μ with AVSS.
TIP	I	Should be connected with TIP side of twisted pair lines
RING	I	Should be connected with TIP side of twisted pair lines
RDET1..RDET 2	I	Detect the energy on the twisted pair lines. These two pins coupled to the twisted pair lines through an attenuating network.
/RING TIME	I	Determine if the incoming ring is valid. An RC network may be connected to the pin.
INT0 INT1 INT2 INT3	PORT7(0) PORT7(1) PORT7(2) PORT7(3) PORT7(4:7)	PORT7(0)~PORT7(3) signal can be interrupt signals. IO port
P7.0~P7.7	PORT7	PORT 7 can INPUT or OUTPUT port each bit. Internal Pull high function. Key scan function. Bit6,7 has open drain function
P6.0~P6.7	PORT6	PORT6 can be INPUT or OUTPUT port each bit. And shared with common signal.
P8.0~P8.7	PORT8	PORT 8 can be INPUT or OUTPUT port each bit. And shared with Segment signal.
P9.0~P9.7	PORT9	PORT 9 can be INPUT or OUTPUT port each bit. And can be set to wake up watch dog timer. And shared with Segment signal.
TEST	I	Test pin into test mode , normal low
DTMF	O	DTMF tone output
RESET	I	

FUNCTION DESCRIPTION

Operational Registers

R0 (Indirect Addressing Register)

- * R0 is not a physically implemented register. It is useful as indirect addressing pointer. Any instruction using R0 as register actually accesses data pointed by the RAM Select Register (R4).

R1 (TCC)

- * Increased by an external signal edge applied to TCC , or by the instruction cycle clock Written and read by the program as any other register.

R2 (Program Counter)

- * The structure is depicted in Fig. 4.
- * Generates 16Kx13 (14 on-chip ROM addresses to the relative programming instruction codes.
- * "JMP" instruction allows the direct loading of the low 10 program counter bits.
- * "CALL" instruction loads the low 10 bits of the PC, PC+1, and then push into the stack.
- * "RET" ("RETL k", "RETI") instruction loads the program counter with the contents at the top of stack.
- * "MOV R2,A" allows the loading of an address from the A register to the PC, and the ninth and tenth bits are cleared to "0".
- * "ADD R2,A" allows a relative address be added to the current PC, and contents of the ninth and tenth bits are cleared to "0".
- * "TBL" allows a relative address be added to the current PC, and contents of the ninth and tenth bits don't change. The most significant bit (A10~A13) will be loaded with the content of bit PS0~PS3 in the status register (R5) upon the execution of a "JMP", "CALL", "ADD R2,A", or "MOV R2,A" instruction.




Fig.4 Program counter organization




Fig.5 Data memory configuration

R3 (Status Register)

7	6	5	4	3	2	1	0
-	page	-	T	P	Z	DC	C

- Bit 0 (C) : Carry flag
- Bit 1 (DC) : Auxiliary carry flag
- Bit 2 (Z) : Zero flag
- Bit 3 (P) : Power down bit. Set to 1 during power on or by a “WDTC” command and reset to 0 by a “SLEP” command.
- Bit 4 (T) : Time-out bit. Set to 1 by the “SLEP” and “WDTC” command, or during power up and reset to 0 by WDT time out.

EVENT	T	P	REMARK
WDT wake up from sleep mode	0	0	
WDT time out (not sleep mode)	0	1	
/RESET wake up from sleep	1	0	
power up	1	1	

- Bit 5 : unused
- Bit 6 PAGE : change IOCB~IOCE to another page, 0/1→page0/page1
- Bit 7 : unused

R4 (RAM Select Register)

- Bit 0 ~ 5 are used to select up to 64 register in the indirect addressing mode.
- Bit 6 ~ 7 determine which bank is activated among the 4 banks.
- See the configuration of the data memory in Fig.5.

R5 (Program Page Select Register)

7	6	5	4	3	2	1	0
-	-	-	-	PS3	PS2	PS1	PS0

- Bit0 (PS0) ~ 3 (PS3) Page select bits

Page selects bits

PS3	PS2	PS1	PS0	Program memory page (Address)
0	0	0	0	Page 0 (0000 - 03FF)
0	0	0	1	Page 1 (0400 - 07FF)
0	0	1	0	Page 2 (0800 - 0BFF)
0	0	1	1	Page 3 (0C00 - 0FFF)
0	1	0	0	Page 4 (1000 - 13FF)
0	1	0	1	Page 5 (1400 - 17FF)
0	1	1	0	Page 6 (1800 - 1BFF)
0	1	1	1	Page 7 (1C00 - 1FFF)
1	1	1	1	Page 8 (2000 - 23FF)
1	1	1	1	Page 9 (2400 - 27FF)
:	:	:	:	:
1	1	1	1	Page 15 (3C00 - 3FFF)

- User can use PAGE instruction to change page. To maintain program page by user. Otherwise, user can use far jump (FJMP) or far call (FCALL) instructions to program user's code. And the program page is maintained by EMC's compiler. It will change user's program by inserting instructions within program.

- Bit4~7 : unused

R6 ~ R9 (Port 6 ~ Port 9)

- Five 8-bit I/O registers.

RA (FSK Status Register)(bit0,1,2,4 read only))

7	6	5	4	3	2	1	0
IDLE	/358E	/LPD	/LOW-BAT	/FSKPWR	DATA	/CD	/RD

- Bit0 (Read Only) (Ring detect signal)
0/1 : Ring Valid/Ring Invalid
- Bit1(Read Only)(Carrier detect signal)
0/1 : Carrier Valid/Carrier Invalid
- Bit2(Read Only)(FSK demodulator output signal)
Fsk data transmitted in a baud rate 1200 Hz. Data from FSK demodulator when /CD is Low.
- Bit3(read/write)(FSK block power up signal)
1/0 : FSK demodulator block power up/FSK demodulator power down
The relation between Bit0 to Bit3 is shown in Fig.6.




Fig6. The relation between Bit0 to Bit3.

- Bit4(Read Only)(Low battery signal)
0/1 = Battery voltage is low/Normal . If the battery voltage is under 3.6V then sends a '0' signal to RA register bit4 or sends a '1' signal to this bit.
- Bit5(read/Write)(Low battery detect enable)
0/1 = low battery detect DISABLE/ENABLE. The relation between /LPD,/POVD and /LOW_BAT can see Fig7.




Fig7. The relation between /LPD,/POVD

- Bit6(read/write)(PLL enable signal)
0/1=DISEABLE/ENABLE, The relation between 32.768K and 3.679M can see Fig8.




Fig8. The relation between 32.768K and 3.58K .

- Bit7 IDLE : Sleep mode selection bit

0/1=sleep mode/IDLE mode. This bit will decide SLEP instruction which mode to go.

These two modes can be waken up by TCC clock or Watch Dog or PORT9 and run from "SLEP" next instruction.

	SLEEP moe	IDLE mode	GREEN mode	NORMAL mode
	RA(7,6)=(0,0) +SLEP	RA(7,6)=(1,0) +SLEP	RA(7,6)=(x,0) no SLEP	RA(7,6)=(x,1) no SLEP
TCC time out	X	Wake-up +Interrupt +Next instruction	Interrupt	Interrupt
WDT time out	RESET	Wake-up +Next instruction	RESET	RESET
Port9 wake-up	RESET	Wake-up +Next instruction	RESET	RESET

RB(DTMF tone row and column register) (read/write)

7	6	5	4	3	2	1	0
c7	c6	c5	c4	r3	r2	r1	r0

- Bit 0 - Bit 3 are row-frequency tone.
- Bit 4 - Bit 7 are column-frequency tone.
- Initial RB is equal to high. Bit7~0 are all "1", turn off DTMF power.

bit3~0	Row freq				
1110	699.2 Hz	1	2	3	A
1101	771.6 Hz	4	5	6	B
1011	854 Hz	7	8	9	C
0111	940.1 Hz	*	0	#	D
Column freq		1203 Hz	1331.8 Hz	1472 Hz	1645.2 Hz
bit 7~4		1110	1101	1011	0111

RC(CALLER ID address)(read/write)

7	6	5	4	3	2	1	0
CIDA7	CIDA6	CIDA5	CIDA4	CIDA3	CIDA2	CIDA1	CIDA0

- Bit 0 ~ Bit 7 select CALLER ID RAM address up to 256.

RD(CALLER ID RAM data)(read/write)

- Bit 0 ~ Bit 8 are CALLER ID RAM data transfer register.
- User can see IOCA register how to select CID RAM banks.

RE(LCD Driver,WDT Control)(read/write)

7	6	5	4	3	2	1	0
-	/WDTE	/WUP9H	/WUP9L	/WURING	LCD_C2	LCD_1	LCD_M

- Bit0 (LCD_M):LCD_M decides the methods, including duty, bias, and frame frequency.
 - Bit1~Bit2 (LCD_C#):LCD_C# decides the LCD display enable or blanking.
- change the display duty must set the "LCD_C2,LCD_C1" to "00".

LCD_C2, LCD_C1	LCD Display Control	LCD_M	duty	bias
0 0	change duty	0	1/16	1/4
	Disable (turn off LCD)	1	1/8	1/4
0 1	Blanking	:	:	
1 1	LCD display enable	:	:	

- Bit3 (/WURING, RING Wake Up Enable): used to enable the wake-up function of /RINGTIME input pin. (1/0=enable/disable)
- Bit4 (/WUP9L, PORT9 low nibble Wake Up Enable): used to enable the wake-up function of low nibble in PORT9.(1/0=enable/disable)
- Bit5 (/WUP9H, PORT9 high nibble Wake Up Enable): used to enable the wake-up function of high nibble in PORT9.(1/0=enable/disable)
- Bit6 (/WDTE, Watch Dog Timer Enable)
Control bit used to enable Watchdog timer.
(1/0=enable/disable)
The relation between Bit3 to Bit6 can see the diagram 9.
- Bit7 unused




fig.9 Wake up function and control signal

RF (Interrupt Status Register)

7	6	5	4	3	2	1	0
INT3	FSKDATA	C8_2	C8_1	INT2	INT1	INT0	TCIF

- * “1” means interrupt request, “0” means non-interrupt
- * Bit 0 (TCIF) TCC timer overflow interrupt flag. Set when TCC timer overflows.
- * Bit 1 (INT0) external INT0 pin interrupt flag .
- * Bit 2 (INT1) external INT1 pin interrupt flag .
- * Bit 3 (INT2) external INT2 pin interrupt flag .
- * Bit 4 (C8_1) internal 8 bit counter interrupt flag .
- * Bit 5 (C8_2) internal 8 bit counter interrupt flag .
- * Bit 6 (FSKDATA) FSK data interrupt flag.
- * Bit 7 (INT3) external INT3 pin interrupt flag.
- * High to low edge trigger , Refer to the Interrupt subsection.
- * IOCF is the interrupt mask register. User can read and clear.

R10~R3F (General Purpose Register)

- R10~R3F (Banks 0~3) all are general purpose registers.

Special Purpose Registers

A (Accumulator)

- Internal data transfer, or instruction operand holding
- It's not an addressable register.

CONT (Control Register)

7	6	5	4	3	2	1	0
-	-	TS		PAB	PSR2	PSR1	PSR0

Bit 0 (PSR0) ~ Bit 2 (PSR2) TCC/WDT prescaler bits.

PSR2	PSR1	PSR0	TCC Rate	WDT Rate
0	0	0	1:2	1:1
0	0	1	1:4	1:2
0	1	0	1:8	1:4
0	1	1	1:16	1:8
1	0	0	1:32	1:16
1	0	1	1:64	1:32
1	1	0	1:128	1:64
1	1	1	1:256	1:128

Bit 3 (PAB) Prescaler assignment bit
0/1 : TCC/WDT

Bit 4 : unused

Bit 5 (TS) : TCC signal source
0 : internal instruction cycle clock
1 : 16.38KHz

Bit 6: unused

Bit 7: unused

- CONT register is readable and writable

IOC6 ~ IOC9 (I/O Port Control Register)

- Five I/O direction control registers.
- "1" put the relative I/O pin into high impedance, while "0" put the relative I/O pin as output.
- User can see IOCB register how to switch to normal I/O port.

IOCA (CALLER ID RAM,IO ,PAGE Control Register)(read/write,initial "00000000")

7	6	5	4	3	2	1	0
P8SH	P8SL	-	CALL_4	CALL_3	CALL_2	CALL_1	0

- Bit4~Bit1:"0000" to "1001" are ten blocks of CALLER ID RAM area. User can use 2.5K RAM with RC ram address.
- Bit 5 unused
- Bit6: port8 low nibble switch, 0/1= normal I/O port/SEGMENToutput .
- Bit7: port8 high nibble switch , 0/1= normal I/O port/SEGMENT output.

IOCB (LCD ADDRESS)

PAGE0 : Bit6 ~ Bit0 = LCDA6 ~ LCDA0

The LCD display data is stored in the data RAM . The relation of data area and COM/SEG pin is as below:

COM15~COM8	COM7~COM0	
40H (Bit15~Bit8)	00H (Bit7~Bit0)	SEG0
41H	01H	SEG1
:	:	:
:	:	:
7BH	3BH	SEG59
7CH	3CH	Empty
7DH	3DH	Empty
7EH	3EH	Empty
7FH	3FH	Empty

PAGE1 : 8 bit up-counter (COUNTER1) preset and read out register . (write = preset) . After a interruption , it will count from "00".

IOCC (LCD DATA)

PAGE0 : Bit7 ~ Bit0 = LCD RAM data register

PAGE1 : 8 bit up-counter (COUNTER2) preset and read out register . (write = preset) After a interruption , it will count from "00".

IOCD (Pull-high Control Register)

PAGE0:

7	6	5	4	3	2	1	0
PH7	PH6	PH5	PH4	PH3	PH2	PH1	PH0

- Bit 0 ~ 7 (/PH#) Control bit used to enable the pull-high of PORT7(#) pin.
- 1: Enable internal pull-high
- 0: Disable internal pull-high

IOCE (Bias,PLL Control Register)

PAGE0 :

7	6	5	4	3	2	1	0
P9SH	P9SL	P6S	Bias3	Bias2	Bias1	PHR	SC

- Bit 0 : SC(SCAN KEY signal) 0/1=disable/enable. once you enable this bit, all of the LCD signal will have a low pulse during a common period. This pulse has 30 μ s width. Please use the procedure to implement the key scan function.

- set port7 as input port.
- set IOCD page0 port7 pull high.
- enable scan key signal. And enable interruption.
- Once push a key. Set RA(6)=1 and switch to normal mode.
- Blank LCD. Disable scan key signal.
- Set P6S=0. Port6 sent probe signal to port7 and read port7. Get the key.
- Note!! A probe signal should be delay a instruction at least to another probe signal.
- Set P6S=1. Port6 as LCD signal. Enable LCD.




Fig10. Key scan circuit




Fig11. Key scan signal

- Bit 1 :PORT7 PULL HIGH register option. Please use default value.
- Bit 2~4 (Bias1~Bias3) Control bits used to choose LCD operation voltage.

LCD operate voltage	Vop (VDD 5V)	VDD=5V
000	0.60VDD	3.0V
001	0.66VDD	3.3V
010	0.74VDD	3.7V
011	0.82VDD	4.0V
100	0.87VDD	4.4V
101	0.93VDD	4.7V
110	0.96VDD	4.8V
111	1.00VDD	5.0V

- Bit5:port6 switch , 0/1= normal I/O port/COMMON output
- Bit6:port9 low nibble switch , 0/1= normal I/O port/SEGMENT output . Bit7:port9 high nibble switch

PAGE1 :

7	6	5	4	3	2	1	0
OD7	OD6	C2S	C1S	PSC1	PSC0	CDRD	-

- Bit0: unused
- Bit1: cooked data or raw data select bit , 0/1 ==> cooked data/raw data
- Bit3~Bit2: counter1 prescaler , reset=(0,0)
(PSC1,PSC0) = (0,0)=>1:1 , (0,1)=>1:2 , (1,0)=>1:4 , (1,1)=>1:8
- Bit4:counter1 source , (0/1)=(32768Hz/3.679MHz if enable) scale=1:1
- Bit5:counter2 source , (0/1)=(32768Hz/3.679MHz if enable) scale=1:1
- Bit6: PORT7(6) open drain control, 0/1=disable/enable
- Bit7: PORT7(7) open drain control, 0/1=disable/enable

IOCF (Interrupt Mask Register)

7	6	5	4	3	2	1	0
INT3	FSKDATA	C8-2	C8-1	INT2	INT1	INT0	TCIF

- Bit 0 ~ 7 interrupt enable bit.
0: disable interrupt
1: enable interrupt
- IOCF Register is readable and writable.

TCC/WDT Prescaler

There is an 8-bit counter available as prescaler for the TCC or WDT. The prescaler is available for the TCC only or WDT only at the same time.

- An 8 bit counter is available for TCC or WDT determined by the status of the bit 3 (PAB) of the CONT register.
- See the prescaler ratio in CONT register.
- Fig. 12 depicts the circuit diagram of TCC/WDT.
- Both TCC and prescaler will be cleared by instructions which write to TCC each time.
- The prescaler will be cleared by the WDTC and SLEP instructions, when assigned to WDT mode.
- The prescaler will not be cleared by the SLEP instruction, when assigned to TCC mode.




Fig. 12 Block diagram of TCC WDT

I/O Ports

The I/O registers, Port 6 ~ Port 9, are bi-directional tri-state I/O ports. Port 7 can be pulled-high internally by software control. The I/O ports can be defined as “input” or “output” pins by the I/O control registers (IOC6 ~ IOC9) under program control. The I/O registers and I/O control registers are both readable and writable. The I/O interface circuit is shown in Fig.13. Port 7 bit6 and bit7 can be open drain.




Fig. 13 The circuit of I/O port and I/O control register

RESET and Wake-up

The RESET can be caused by

- (1) Power on reset, or Voltage detector
- (2) WDT timeout. (if enabled and in GREEN or NORMAL mode)

Note that only Power on reset, or only Voltage detector in Case(1) is enabled in the system by CODE Option bit. If Voltage detector is disabled, Power on reset is selected in Case (1). Refer to Fig. 14




Fig. 14 Block diagram of Reset of controller

Once the RESET occurs, the following functions are performed.

- The oscillator is running, or will be started.
- The Program Counter (R2) is set to all "0".
- When power on, the upper 3 bits of R3 and the upper 2 bits of R4 are cleared.
- The Watchdog timer and prescaler are cleared.
- The Watchdog timer is disabled.
- The CONT register is set to all "1"
- The other register (bit7. . bit0)

R5 = "00000000"		
R6 = PORT	IOC6 = "11111111"	
R7 = PORT	IOC7 = "11111111"	
R8 = PORT	IOC8 = "11111111"	
R9 = PORT	IOC9 = "11111111"	
RA = "000x0xxx"	IOCA = "00000000"	
RB = "11111111"	IOCB = "00000000"	Page1 IOCB = "00000000"
RC = "00000000"	IOCC = "0xxxxxxx"	Page1 IOCC = "00000000"
RD = "xxxxxxxx"	IOCD = "00000000"	
RE = "00000000"	IOCE = "00000000"	Page1 IOCE = "00000000"
RF = "00000000"	IOCF = "00000000"	

RA(7)=0 SLEEP mode

RA(7,6)	Sleep 0 0+SLEEP	IDLE 1 0+SLEEP	Green x 0 No Slep	Normal x 1 No slep
TCC	x	Wakeup +int +Next ins	int	int
WDT	RESET	wakeup Next ins	RESET	RESET
Port 9 wakeup	RESET	wakeup Next ins	RESET	RESET

X: No function

The controller can be awakened from SLEEP mode or IDLE mode (execution of “SLEP” instruction, named as SLEEP MODE or IDLE mode controlled by RA bit 7) by (1) TCC time out (2)WDT time-out (if enabled) or, (3) external input at PORT9 (4) RINGTIME pin. The four cases will cause the controller wake up and run from next instruction in IDLE mode, reset in SLEEP mode. After wakeup, user should control WATCH DOG in case of reset in GREEN mode or NORMAL mode. The last three should be open RE register before into SLEEP mode or IDLE mode. The first one case should set a flag in IOCF bit0. After time-out, it will go to address 0x08, then return to next instruction.

Interrupt

The CALLER ID IC has internal interrupts which are falling edge triggered, as followed : TCC timer overflow interrupt (internal) , two 8-bit counters overflow interrupt .

If these interrupt sources change signal from high to low , then RF register will generate ‘1’ flag to corresponding register if you enable IOCF register.

RF is the interrupt status register which records the interrupt request in flag bit. IOCF is the interrupt mask register. Global interrupt is enabled by ENI instruction and is disabled by DISI instruction. When one of the interrupts (when enabled) generated, will cause the next instruction to be fetched from address 008H. Once in the interrupt service routine the source of the interrupt can be determined by polling the flag bits in the RF register. The interrupt flag bit must be cleared in software before leaving the interrupt service routine and enabling interrupts to avoid recursive interrupts.

There are four external interrupt pins including INT0 , INT1 , INT2 , INT3 . The INT0 to INT3 sent to the different interrupt flag . And three internal counter interrupt available.

External interrupt INT0 , INT1 , INT2 , INT3 signals are from PORT7 bit0 to bit3 . If IOCF is enable then these signal will cause interrupt , or these signals will be treated as general input data .

After resetting, the next instruction will be fetched from address 000H, and the software interrupt is 001H and the hardware interrupt is 008H.

TCC will go to address 0x08 in GREEN mode or NORMAL mode after time out. And it will run next instruction from "SLEP" instruction. These two cases will set a RF flag.

Instruction Set

- (1). Every bit of any register can be set, cleared, or tested directly.
- (2). The I/O register can be regarded as general register. That is, the same instruction can operates on I/O register.

The symbol “R” represents a register designator which specifies which one of the 64 registers (including operational registers and general purpose registers) is to be utilized by the instruction. Bits 6 and 7 in R4 determine the selected register bank. “b” represents a bit field designator which selects the number of the bit, located in the register “R”, affected by the operation. “k” represents an 8 or 10-bit constant or literal value.

INSTRUCTION BINARY	HEX	MNEMONIC	OPERATION	STATUS AFFECTED
0 0000 0000 0000	0000	NOP	No Operation	None
0 0000 0001 0001	0001	DAA	Decimal Adjust A	C
0 0000 0000 0010	0002	CONTW	A → CONT	None
0 0000 0000 0011	0003	SLEP	0 → WDT, Stop oscillator	T,P
0 0000 0000 0100	0004	WDTC	0 → WDT	T,P
0 0000 0000 rrrr	000r	IOW R	A → IOCR	None
0 0000 0001 0000	0010	ENI	Enable Interrupt	None
0 0000 0001 0001	0011	DISI	Disable Interrupt	None
0 0000 0001 0010	0012	RET	[Top of Stack] → PC	None
0 0000 0001 0011	0013	RETI	[Top of Stack] → PC Enable Interrupt	None
0 0000 0001 0100	0014	CONTR	CONT → A	None
0 0000 0001 rrrr	001r	IOR R	IOCR → A	None
0 0000 0010 0000	0020	TBL	R2+A → R2 bits 9,10 do not clear	Z,C,DC
0 0000 01rr rrrr	00rr	MOV R,A	A → R	None
0 0000 1000 0000	0080	CLRA	0 → A	Z
0 0000 11rr rrrr	00rr	CLR R	0 → R	Z
0 0001 00rr rrrr	01rr	SUB A,R	R-A → A	Z,C,DC
0 0001 01rr rrrr	01rr	SUB R,A	R-A → R	Z,C,DC
0 0001 10rr rrrr	01rr	DECA R	R-1 → A	Z
0 0001 11rr rrrr	01rr	DEC R	R-1 → R	Z
0 0010 00rr rrrr	02rr	OR A,R	A∨R → A	Z
0 0010 01rr rrrr	02rr	OR R,A	A∨R → R	Z
0 0010 10rr rrrr	02rr	AND A,R	A & R → A	Z
0 0010 11rr rrrr	02rr	AND R,A	A & R → R	Z
0 0011 00rr rrrr	03rr	XOR A,R	A ⊕ R → A	Z
0 0011 01rr rrrr	03rr	XOR R,A	A ⊕ R → R	Z
0 0011 10rr rrrr	03rr	ADD A,R	A + R → A	Z,C,DC
0 0011 11rr rrrr	03rr	ADD R,A	A + R → R	Z,C,DC
0 0100 00rr rrrr	04rr	MOV A,R	R → A	Z
0 0100 01rr rrrr	04rr	MOV R,R	R → R	Z
0 0100 10rr rrrr	04rr	COMA R	/R → A	Z
0 0100 11rr rrrr	04rr	COM R	/R → R	Z
0 0101 00rr rrrr	05rr	INCA R	R+1 → A	Z
0 0101 01rr rrrr	05rr	INC R	R+1 → R	Z
0 0101 10rr rrrr	05rr	DJZA R	R-1 → A, skip if zero R(0) → C, C → A(7)	None C

INSTRUCTION BINARY	HEX	MNEMONIC	OPERATION	STATUS AFFECTED
0 0101 11rr rrrr	05rr	DJZ R	R-1 → R, skip if zero	None
0 0110 00rr rrrr	06rr	RRCA R	R(n) → A(n-1)	
0 0110 01rr rrrr	06rr	RRC R	R(n) → R(n-1) R(0) → C, C → R(7)	C
0 0110 10rr rrrr	06rr	RLCA R	R(n) → A(n+1) R(7) → C, C → A(0)	C
0 0110 11rr rrrr	06rr	RLC R	R(n) → R(n+1) R(7) → C, C → R(0)	C
0 0111 00rr rrrr	07rr	SWAPA R	R(0-3) → A(4-7) R(4-7) → A(0-3)	None
0 0111 01rr rrrr	07rr	SWAP R	R(0-3) ↔ R(4-7)	None
0 0111 10rr rrrr	07rr	JZA R	R+1 → A, skip if zero	None
0 0111 11rr rrrr	07rr	JZ R	R+1 → R, skip if zero	None
0 100b bbrr rrrr	0xxx	BC R,b	0 → R(b)	None
0 101b bbrr rrrr	0xxx	BS R,b	1 → R(b)	None
0 110b bbrr rrrr	0xxx	JBC R,b	if R(b)=0, skip	None
0 111b bbrr rrrr	0xxx	JBS R,b	if R(b)=1, skip	None
1 00kk kkkk kkkk	1kkk	CALL k	PC+1 → [SP] (Page, k) → PC	None
1 01kk kkkk kkkk	1kkk	JMP k	(Page, k) → PC	None
1 1000 kkkk kkkk	18kk	MOV A,k	k → A	None
1 1001 kkkk kkkk	19kk	OR A,k	A/k → A	Z
1 1010 kkkk kkkk	1Akk	AND A,k	A & k → A	Z
1 1011 kkkk kkkk	1Bkk	XOR A,k	A ⊕ k → A	Z
1 1100 kkkk kkkk	1Ckk	RETL k	k → A, [Top of Stack] → PC	None
1 1101 kkkk kkkk	1Dkk	SUB A,k	k-A → A	Z,C,DC
1 1110 0000 0001	1E01	INT	PC+1 → [SP] 001H → PC	
1 1110 1000 kkkk	1E8k	PAGE k	K → R5	None
1 1111 kkkk kkkk	1Fkk	ADD A,k	k+A → A	Z,C,DC

CODE Option Register

The CALLER ID IC has one CODE option register which is not part of the normal program memory. The option bits cannot be accessed during normal program execution.

7	6	5	4	3	2	1	0
-	-	-	-	-	-	/POVD	MCLK

Bit 0 : main clock selection, 0/1=3.68MHz/1.84MHz

Bit 1 (/POVD) : Power on voltage detector.

0 : enable

1 : disable

/POVD	2.2V reset	power on reset	3.6V detect no reset	3.6V detect control by RA(5)	sleep mode current
1	no	yes	yes	yes	1 μ A
0	yes	yes	yes	yes	20 μ A

Bit 2~7 : unused, must be "0"s.

FSK FUNCTION




Fig15. FSK Block Diagram

Function Descriptions

The CALLER ID IC is a CMOS device designed to support the Caller Number Deliver feature which is offered by the Regional Bell Operating Companies. The FSK block comprises two paths: the signal path and the ring indicator path. The signal path consists of an input differential buffer, a band pass filter, an FSK demodulator and a data valid with carrier detect circuit. The ring detector path includes a clock generator, a ring detect circuit and a power-up logic circuit.

In a typical application, the ring detector maintains the line continuously while all other functions of the chip are inhibited. If a ring signal is sent, the /RINGTIME pin will have a low signal. User can use this signal to wake up whole chip or read /RD signal from RA register.

A /FSKPWR input is provided to active the block regardless of the presence of a power ring signal. If /FSKPWR is sent low, the FSK block will power down whenever it detects a valid ring signal, it will power on when /FSKPWR is high.

The input buffer accepts a differential AC coupled input signal through the TIP and RING input and feeds this signal to a band pass filter. Once the signal is filtered, the FSK demodulator decodes the information and sends it to a post filter. The output data is then made available at DATA OUT pin. This data, as sent by the central office, includes the header information (alternate "1" and "0") and 150 ms of marking which precedes the date, time and calling number. If no data is present, the DATA OUT pin is held in a high state. This is accomplished by an carrier detect circuit which determines if the in-band energy is high enough. If the incoming signal is valid and thus the demodulated data is transferred to DATA OUT pin. If it is not, then the FSK demodulator is blocked.

Ring detect circuit

When Vdd is applied to the circuit, the RC network will charge cap C1 to Vdd holding /RING TIME off. The resistor network R2 to R3 attenuates the incoming power ring applied to the top of R2. The values given have been chosen to provide a sufficient voltage at DET1 pin, to turn on the Schmitt trigger input. When V_{t+} of the Schmitt is exceeded, cap C1 will discharge.

The value of R1 and C1 must be chosen to hold the /RING TIME pin voltage below the V_{t+} of the Schmitt between the individual cycle of the power ring. With /RINGTIME enabled, this signal will be a /RD signal in RA through a buffer.




Fig16. Ring detect circuit

DTMF (Dual Tone Multi Frequency) Tone Generator

Built-in DTMF generator can generate dialing tone signals for telephone of dialing tone type. There are two kinds of DTMF tone. One is the group of row frequency, the other is the group of column frequency, each group has 4 kinds of frequency, user can get 16 kinds of DTMF frequency totally. DTMF generator contains a row frequency sine wave generator for generating the DTMF signal which selected by low order 4 bits of RB and a column frequency sine wave generator for generating the DTMF signal which selected by high order 4 bits of RB. This block can generate single tone by filling one bit zero to this register.

If all the values are high, the power of DTMF will turn off until one or two low values.

Either high or low 4 bits must be set by an effective value, otherwise, if any ineffective value or both 4 bits are load effective value, tone output will be disable. Recommend value refer to table as follow please :




Fig17. DTMF Block Diagram

RB (DTMF Register)

- Bit 0 - Bit 3 are row-frequency tone.
- Bit 4 - Bit 7 are column-frequency tone.
- Initial RB is equal to HIGH.
- Except below values of RB ,the other values of RB are not effect. If RB is set by ineffective value, the DTMF output will be disable and there is no tone output.
- Bit 7 ~ 0 are all “1” , turn off DTMF power .

bit 3~0	Row freq	Xin=3.58MHz			
1110	699.2Hz	1	2	3	A
1101	771.6Hz	4	5	6	B
1011	854Hz	7	8	9	C
0111	940.1Hz	*	0	#	D
Column freq		1203Hz	1331.8Hz	1472Hz	1645.2Hz
bit 7~4		1110	1101	1011	0111

LCD Driver

The CALLER ID IC can drive LCD directly and has 60 segments and 16 commons that can drive 60*16 dots totally. LCD block is made up of LCD driver , display RAM, segment output pins , common output pins and LCD operating power supply pins.

Duty , bias , the number of segment , the number of common and frame frequency are determined by LCD mode register . LCD control register.

The basic structure contains a timing control which uses the basic frequency 32.768KHz to generate the proper timing for different duty and display access. RE register is a command register for LCD driver, the LCD display(disable, enable, blanking) is controlled by LCD_C and the driving duty and bias is decided by LCD_M and the display data is stored in data RAM which address and data access controlled by registers RC and RD.




Fig18. LCD DRIVER CONTROL

LCD Driver Control

RE(LCD Driver Control)(initial state “00000000”)

7	6	5	4	3	2	1	0
-	-	-	-	-	LCD_C2	LCD_C1	LCD_M

- Bit0 (LCD_M):LCD_M decides the methods, including duty, bias, and frame frequency.
- Bit1~Bit2 (LCD_C#):LCD_C# decides the LCD display enable or blanking.
change the display duty must set the LCD_C to “00”.

LCD_C	LCD Display Control	LCD_M	LCD driving method/frame freq.
bit2,1		bit 0	duty bias
0 0	change duty Disable(turn off LCD)	0 1	1/16 1/4 1/8 1/4
0 1	Blanking	:	:
1 1	LCD display enable	:	:

LCD display area

The LCD display data is stored in the data RAM . The relation of data area and COM/SEG pin is as below:

COM15 ~ COM8	COM7 ~ COM0	
40H (Bit15 ~ Bit8)	00H (Bit7 ~ Bit0)	SEG0
41H	01H	SEG1
:	:	:
:	:	:
7BH	3BH	SEG59
7CH	3CH	empty
7DH	3DH	empty
7EH	3EH	empty
7FH	3FH	empty

- IOCB(LCD Display RAM address)

7	6	5	4	3	2	1	0
-	LCD6	LCD5	LCD4	LCD3	LCD2	LCDA1	LCD0

Bit 0 ~ Bit 6 select LCD Display RAM address up to 120.

LCD RAM can be write whether in enable or disable condition and read only in disable condition.

- IOCC(LCD Display data) : Bit 0 ~ Bit 8 are LCD data.

LCD COM and SEG signal

- COM signal : The number of COM pins varies according to the duty cycle used, as following: in 1/8 duty mode COM8 ~ COM15 must be open. in 1/16 duty mode COM0 ~ COM15 pins must be used.

	COM0	COM1	COM2	COM3	COM4	COM5	COM6	COM7	COM8	..	COM15
1/8	o	o	o	o	o	o	o	o	x	..	x
1/16	o	o	o	o	o	o	o	o	o	..	o

x:open,o:select

- SEG signal: The 60 segment signal pins are connected to the corresponding display RAM address 00h to 3Bh. The high byte and the low byte bit7 down to bit0 are correlated to COM15 to COM0 respectively . When a bit of display RAM is 1, a select signal is sent to the corresponding segment pin, and when the bit is 0 , a non-select signal is sent to the corresponding segment pin.
- COM, SEG and Select/Non-select signal is shown as following:




Fig.19 Lcd wave 1/4 bias , 1/8 duty




Fig.20 Lcd wave 1/4 bias , 1/16 duty

LCD Bias control

IOCE (Bias Control Register)

7	6	5	4	3	2	1	0
			Bias3	Bias2	Bias1		

- Bit 2~4 (Bias1~Bias3) Control bits used to choose LCD operation voltage .

Bias3 Bias2 Bias1	LCD operate voltage	Vop (VDD 5V)
000	$0.60 V_{DD}$	3.0V
001	$0.66 V_{DD}$	3.3V
010	$0.74 V_{DD}$	3.7V
011	$0.82 V_{DD}$	4.0V
100	$0.87 V_{DD}$	4.4V
101	$0.93 V_{DD}$	4.7V
110	$0.96 V_{DD}$	4.8V
111	$1.00 V_{DD}$	5.00V

- Bit 5~7 unused




Fig.19 LCD bias circuit

ABSOLUTE MAXIMUM RATINGS

Items	Sym.	Condition	Rating	Unit
Temperature under bias	V_{DD}		-0.3 to 6	V
Input voltage	V_{IN}		- 0.5 to $V_{DD} + 0.5$	V
Operating temperature range	T_A		0 to 70	°C

DC ELECTRICAL CHARACTERISTICS ($T_A = 0^\circ\text{C} \sim 70^\circ\text{C}$, $V_{DD} = 5\text{V} \pm 5\%$; $V_{SS} = 0\text{V}$) ($V_{DD} = 2.5\text{V}$ to 5.5V for CPU ; $V_{DD} = 3.5\text{V}$ to 5.5V for FSK ; $V_{DD} = 2.5\text{V}$ to 5.5V for DTMF)

Parameter	Sym.	Condition	Min.	Typ.	Max.	Unit
Input Leakage Current for input pins	I_{IL1}	$V_{IN} = V_{DD}, V_{SS}$			± 1	μA
Input Leakage Current for bi-directional pins	I_{IL2}	$V_{IN} = V_{DD}, V_{SS}$			± 1	μA
Input High Voltage	V_{IH}		2.5			V
Input Low voltage	V_{IL}				0.8	V
Input High Threshold Voltage	V_{IHT}	RESET, TCC, RDET1	2.0			V
Input Low Threshold Voltage	V_{ILT}	RESET, TCC, RDET1			0.8	V
Clock Input High Voltage	V_{IHX}	OSCI	3.5			V
Clock Input Low Voltage	V_{ILX}	OSCI			1.5	V
Output High Voltage (port5,6,7,8)	V_{OH1}	$I_{OH} = -1.6 \text{ mA}$	2.4			V
(port9)		$I_{OH} = -6.0 \text{ mA}$	2.4			V
Output Low Voltage (port5,6,7,8)	V_{OL1}	$I_{OL} = 1.6 \text{ mA}$			0.4	V
(port9)		$I_{OL} = 6.0 \text{ mA}$			0.4	V
Com Voltage drop	V_{COM}	$I_O = \pm 50 \mu\text{A}$	-	-	2.9	V
Segment Voltage drop	V_{SEG}	$I_O = \pm 50 \mu\text{A}$	-	-	3.8	V
LCD Drive Reference Voltage	V_{LCD}	Contrast adjustment				
Pull-high Current	I_{PH}	Pull-high active input pin at V_{SS}	-50	-100	-240	μA
Power Down Current	I_{SB1}	All input and I/O pin at V_{DD} , output pin floating, WDT disabled		4		μA
Low Clock Current	I_{SB2}	CLK=32.768 KHz, FSK, DTMF block disable, All input and I/O pin at V_{DD} , output pin floating, WDT disabled, LCD enable		100		μA
Operating Supply	I_{CC}	RESET=HIGH, CLK=3.679MHz, output pin floating, FSK, DTMF block disable		3		mA

AC ELECTRICAL CHARACTERISTIC ($T_A = 0 \sim 70^\circ\text{C}$, $V_{DD} = 5\text{V}$, $V_{SS} = 0\text{V}$)

Parameter	Sym.	Condition	Min.	Typ.	Max.	Unit
Input CLK duty cycle	Dclk		45	50	55	%
Instruction cycle time	Tins	32.768K		60		μs
		3.679M		550		μs
Device delay hold time	Tdrh			18		ms
TCC input period	Ttcc	Note 1	(Tin+20)/N			ns
Watchdog timer period	Twtd	$T_A = 25^\circ\text{C}$		18		ms

Note 1: N = selected prescaler ratio.

(FSK Band Pass Filter AC Characteristic)($V_{DD} = 5\text{V}$, $T_A = 25^\circ\text{C}$)

Characteristic	Min.	Typ.	Max.	Unit
Input Sensitivity TIP and RING pin1 and pin2 $V_{DD} = +5\text{V}$	-35	-48	—	dBm
Band Pass Filter				dBm

FSK DECODER BLOCK FUNCTION TIMING


($V_{DD} = 5.0\text{V} \pm 5\%$, $V_{SS} = 0\text{V}$ T_A = operating temperature range, unless otherwise note)

Parameter	Sym.	Min.	Typ.	Max.	Unit
OSC start up	(32.768KHz)	—		400	ms
	(3.679MHz PLL)			10	
Carrier detect low	Tcdl	—	10	14	ms
Data out to Carrier det low	Tdoc	—	10	20	ns
Power up to FSK(setup time) PS(1)	Tsup	—	15	20	ms
/RD low to Ringtime low	Trd			10	ms
End of FSK to Carrier Detect high	Tcdh	8	—	—	ms

PS (1) : Please watch out the setup time.


TIMING DIAGRAMS

AC Test Input/Output Waveform



AC Testing : Input are driven at 2.4V for logic "1", and 0.45V for logic "0". Timing measurements are made at 2.0V for logic "1", and 0.8V for logic "0".

RESET Timing



TCC Input Timing




Fig.20 AC timing




Fig.23 FSK Power Down Mode Timing Diagram

APPLICATION CIRCUIT




Fig.24 Application Circuit