

GLT41116

64k x 16 CMOS Dynamic RAM with Fast Page Mode

FEATURES

.....

- ◆ 65,536 words by 16 bits organization.
- ◆ Fast access time and cycle time.
- ◆ Dual $\overline{\text{CAS}}$ input.
- ◆ Low power dissipation.
- ◆ Read-Modify-Write, $\overline{\text{RAS}}$ -Only Refresh, $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh, Hidden Refresh and Test Mode Capability.
- ◆ 256 refresh cycles per 4ms.
- ◆ Available in 40-Pin 400 mil SOJ, and 40/44-Pin TSOP (Type II).
- ◆ Single $5.0\text{V} \pm 10\%$ Power Supply.
- ◆ All inputs and Outputs are TTL compatible.
- ◆ Fast Page Mode operation.

GENERAL DESCRIPTION

.....

The GLT41116 is a 65,536 x 16 bit high-performance CMOS dynamic random access memory. The GLT41116 offers Fast Page mode, and has both BYTE WRITE and WORD WRITE access cycles via two $\overline{\text{CAS}}$ pins. The GLT41116 has symmetric address and accepts 256-cycle refresh in 4ms interval.

All inputs are TTL compatible. Fast Page Mode operation allows random access up to 256x16 bits, within a page, with cycle times as short as 18ns.

The GLT41116 is best suited for graphics, and DSP applications requiring high performance memories.

GLT41116

FUNCTIONAL BLOCK DIAGRAM




Figure 1. GLT41116 64 x 16 CMOS

Signal Descriptions

Symbol	Type	Description
A0 - A7	Input	Address Inputs
$\overline{\text{RAS}}$	Input	Row address strobe
$\overline{\text{UCAS}}$	Input	Column address strobe/upper byte control
$\overline{\text{LCAS}}$	Input	Column address strobe/lower byte control
$\overline{\text{WE}}$	Input	Write enable
$\overline{\text{OE}}$	Input	Output enable
DQ[15:0]	Input	Data inputs/outputs
V _{CC}	Input	+5V power supply
V _{SS}	Input	Ground
NC	Input	No connection

Truth Table

Function		Address	$\overline{\text{RAS}}$	$\overline{\text{CASL}}$	$\overline{\text{CASH}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	DQ	Notes
Stand By			H	H → X	H → X	X	X	High-Z	
Read: Word		Row/Col	L	L	L	H	L	Data Out	
Read: Lower Byte		Row/Col	L	L	H	H	L	Lower Byte, Data-Out Upper Byte, High-Z	
Read: Upper Byte		Row/Col	L	H	L	H	L	Lower Byte, High-Z Upper Byte, Data Out	
Write: Word (Early Write)		Row/Col	L	L	L	L	X	Data-In	
Write: Lower Byte (Early)		Row/Col	L	L	H	L	X	Lower Byte, Data-In Upper Byte, High-Z	
Write: Upper Byte (Early)		Row/Col	L	H	L	L	X	Lower Byte, High-Z Upper Byte, Data-In	
Read Write		Row/Col	L	L	L	H → L	L → H	Data-Out, Data-In	[1] [2]
Fast-Page Mode Read	1st Cycle	Row/Col	L	H → L	H → L	H	L	Data-Out	[1]
	2nd Cycle	Col	L	H → L	H → L	L	X	Data-Out	[1]
Fast-Page Mode Write	1st Cycle	Row/Col	L	H → L	H → L	L	X	Data-In	[2]
	2nd Cycle	Col	L	H → L	H → L	L	X	Data-In	[2]
Fast-Page Mode Read-Write	1st Cycle	Row/Col	L	H → L	H → L	H → L	L → H	Data-Out, Data-In	[1] [2]
	2nd Cycle	Col	L	H → L	H → L	H → L	L → H	Data-Out, Data-In	[1] [2]
Hidden Refresh	Read	Row/Col	L → H → L	L	L	H	L	Data-Out	[1]
	Write	Row/Col	L → H → L	L	L	L	X	Data-In	[2] [3]
$\overline{\text{RAS}}$ -Only Refresh		Row	L	H	H	X	X	High-Z	
CBR Refresh			H → L	L	L	X	X	High-Z	[4]

1. These READ cycles may also be BYTE READ cycles (either $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ active).
2. These WRITE cycles may also be BYTE READ cycles (either $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ active).
3. EARLY WRITE Only.
4. At least one of the two $\overline{\text{CAS}}$ signals must be active ($\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$).

ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings ^[1]

Parameter	Rating
Operating Temperature, T _A (ambient)	-0°C to +70°C
Storage Temperature (plastic)	-55°C to +125°C
Voltage Relative to V _{SS}	-1.0V to +7.0V
Short Circuit Output Current ¹	50 mA
Power Dissipation	1.0 W

- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Capacitance ^[1]

Symbol	Parameter	Max	Units
C _{IN1}	Address Input	5	pF
C _{IN2}	$\overline{\text{RAS}}$, $\overline{\text{LCAS}}$, $\overline{\text{UCAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$	7	pF
C _{OUT}	Data Input/Output	7	pF

- Capacitance is sampled and not 100% tested

DC Characteristics (T_A = 0°C to 70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise specified)

Symbol	Parameter	Conditions	-30		-35		-40		-45		Units	Notes
			Min	Max	Min	Max	Min	Max	Min	Max		
I _{LI}	Input Leakage Current (any input pin)	0V ≤ V _{IN} ≤ 5.5V (All other pins not under test = 0V)	-10	+10	-10	+10	-10	+10	-10	+10	μA	
I _{LO}	Output Leakage Current (for High-Z State)	0V ≤ V _{OUT} ≤ 5.5V Output is disabled (Hiz)		+10		+10		+10		+10	μA	
I _{CC1}	Operating Current, Random READ/WRITE	t _{RC} = t _{RC} (min.)		180		170		160		150	mA	[1] [2]
I _{CC2}	Standby Current, (TTL)	$\overline{\text{RAS}}$, $\overline{\text{UCAS}}$, $\overline{\text{LCAS}}$ at V _{IH} other inputs ≥ V _{SS}		2		2		2		2	mA	
I _{CC3}	Refresh Current, RAS-Only	$\overline{\text{RAS}}$ cycling, $\overline{\text{UCAS}}$, $\overline{\text{LCAS}}$ at V _{IH} t _{RC} = t _{RC} (min.)		180		170		160		150	mA	[2]
I _{CC4}	Operating Current, EDO Page Mode	$\overline{\text{RAS}}$ at $\overline{\text{VIL}}$, $\overline{\text{UCAS}}$, $\overline{\text{LCAS}}$ address cycling: t _{PC} = t _{PC} (min.)		180		170		160		150	mA	[1] [2]
I _{CC5}	Refresh Current, $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$	$\overline{\text{RAS}}$, $\overline{\text{UCAS}}$, $\overline{\text{LCAS}}$ address cycling: t _{RC} = t _{RC} (min.)		180		170		160		150	mA	[1]
I _{CC6}	Standby Current, (CMOS)	$\overline{\text{RAS}} \geq V_{CC} - 0.2V$, $\overline{\text{UCS}} \geq V_{CC} - 0.2V$, $\overline{\text{LCAS}} \geq V_{CC} - 0.2V$, All other inputs ≥ V _{CC}		2		2		2		2	mA	
V _{IL}	Input Low Voltage		-1	+0.8	-1	+0.8	-1	+0.8	-1	+0.8	V	[3]
V _{IH}	Input High Voltage		2.4	V _{CC} + 1	2.4	V _{CC} + 1	2.4	V _{CC} + 1	2.4	V _{CC} + 1	V	
V _{OL}	Output Low Voltage	I _{OL} = 4.2 mA		0.4		0.4		0.4		0.4	V	
V _{OH}	Output High Voltage	I _{OH} = -5 mA	2.4		2.4		2.4		2.4		V	

- I_{CC} is dependent on output loading when the device output is selected. Specified I_{CC} (max.) is measured with the output open.
- I_{CC} is dependent upon the number of address transitions specified I_{CC} (max) is measured with a maximum of one transition per address cycle in random READ/WRITE and Fast-Page Mode.
- Specified V_{IL} (min) is steady state operation. During transitions V_{IL} (min) may undershoot to -1.0V for a period not to exceed 20 ns. All AC parameter are measured with V_{IL} (min) ≥ V_{SS} and V_{IH} (max) ≤ V_{CC}.

AC Characteristics (0 °C ≤ T_A ≤ 70 °C, V_{CC} = 5.0V ± 10%) [1] [2]

Parameter	Symbol	-30		-35		-40		-45		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Read/Write Cycle Time	t _{RC}	65	–	70	–	75	–	80	–	ns	
Read Modify Write Cycle Time	t _{RWC}	80	–	99	–	105	–	110	–	ns	
Access Time for $\overline{\text{RAS}}$	t _{RAC}	–	30	–	35	–	40	–	45	ns	[3] [4]
Access Time for $\overline{\text{CAS}}$	t _{CAC}	–	10	11	–	12	–	–	12	ns	[3] [4]
Access Time from Column Address	t _{AA}	–	15	–	18	–	20	–	22	ns	[3] [4]
$\overline{\text{CAS}}$ to output ion Low-Z	t _{CLZ}	0	–	0	–	0	–	0	–	ns	[3]
Output buffer turn-off delay from $\overline{\text{CAS}}$	t _{OFF}	3	8	3	8	3	8	3	8	ns	[5]
Transition Time (Rise and Fall)	t _T	3	50	3	50	3	50	3	50	ns	[2]
$\overline{\text{RAS}}$ Precharge Time	t _{RP}	25	–	25	–	25	–	25	–	ns	
$\overline{\text{RAS}}$ Pulse Width	t _{RAS}	30	100k	35	100k	40	100k	45	100k	ns	
$\overline{\text{RAS}}$ Hold Time	t _{RS}	10	–	12	–	12	–	13	–	ns	
$\overline{\text{CAS}}$ Hold Time	t _{CS}	30	–	36	–	40	–	46	–	ns	
$\overline{\text{CAS}}$ Pulse Width	t _{CAS}	10	10k	12	10k	12	10k	13	10k	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t _{RCD}	13	20	17	24	18	28	18	33	ns	[4]
$\overline{\text{RAS}}$ to Column Address Delay Time	t _{RAD}	10	15	12	17	13	20	12	23	ns	[4]
$\overline{\text{CAS}}$ To $\overline{\text{RAS}}$ Precharge Time	t _{CPRP}	5	–	5	–	5	–	5	–	ns	[6]
Row Address Setup Time	t _{ASR}	0	–	0	–	0	–	0	–	ns	
Row Address Hold Time	t _{RAH}	6	–	6	–	6	–	6	–	ns	
Column Address Setup Time	t _{ASC}	26	–	30	–	34	–	39	–	ns	
Column Address Hold Time	t _{CAH}	15	–	18	–	20	–	23	–	ns	
Column Address Hold Time Referenced to $\overline{\text{RAS}}$	t _{AR}	26	–	30	–	34	–	39	–	ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	t _{RAL}	15	–	18	–	20	–	23	–	ns	
Read Command Setup Time	t _{RCS}	0	–	0	–	0	–	0	–	ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t _{RRH}	0	–	0	–	0	–	0	–	ns	[7]
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	t _{RCH}	0	–	0	–	0	–	0	–	ns	[7]
$\overline{\text{WE}}$ Hold Time Referenced to $\overline{\text{CAS}}$	t _{WCH}	6	–	6	–	6	–	6	–	ns	[8]
Write Command Hold time Referenced to $\overline{\text{RAS}}$	t _{WCR}	26	–	30	–	34	–	39	–	ns	[9]
$\overline{\text{WE}}$ Pulse Width	t _{WP}	6	–	6	–	6	–	6	–	ns	[8]
$\overline{\text{WE}}$ Lead Time Referenced to $\overline{\text{RAS}}$	t _{RWL}	10	–	11	–	12	–	12	–	ns	
$\overline{\text{WE}}$ Lead Time Referenced to $\overline{\text{CAS}}$	t _{CWL}	10	–	11	–	12	–	12	–	ns	
Data-In Setup Time	t _{DS}	0	–	0	–	0	–	0	–	ns	[10]
Data-In Hold Time	t _{DH}	7	–	6	–	8	–	8	–	ns	[10]
Data Hold Time Referenced to $\overline{\text{RAS}}$	t _{DHR}	27	–	31	–	36	–	41	–	ns	[11]
$\overline{\text{WE}}$ Setup Time	t _{WCS}	0	–	0	–	0	–	0	–	ns	[9]
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{RWD}	47	–	58	–	63	–	68	–	ns	[9]
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{CWD}	24	–	29	–	30	–	30	–	ns	[9]
Column Address to $\overline{\text{WE}}$ Delay Time	t _{AWD}	29	–	36	–	38	–	40	–	ns	[9]
$\overline{\text{CAS}}$ Setup Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh)	t _{CSR}	5	–	5	–	5	–	5	–	ns	
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh)	t _{CHR}	10	–	10	–	10	–	10	–	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge Time	t _{RPC}	5	–	5	–	5	–	5	–	ns	
$\overline{\text{CAS}}$ Precharge Time (CBR Counter Test Cycle)	t _{CPT}	20	–	20	–	20	–	20	–	ns	
Access Time From $\overline{\text{CAS}}$ Precharge	t _{CPA}	–	18	–	21	–	23	–	25	ns	[3]
Fast Page Mode Read/Write Cycle Time	t _{PC}	18	–	21	–	23	–	25	–	ns	


AC Characteristics (0 °C ≤ T_A ≤ 70 °C, V_{CC} = 5.0V ± 10%) [1] [2]

Parameter	Symbol	-30		-35		-40		-45		Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Read Modify Write Cycle Time	t _{PRWC}	48	—	60	—	53	—	65	—	ns	
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	t _{CP}	6	—	6	—	7	—	7	—	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	t _{RASP}	30	100k	35	100k	40	100k	45	100k	ns	
$\overline{\text{RAS}}$ Hold Time From $\overline{\text{CAS}}$ Precharge	t _{RHCP}	25	—	25	—	25	—	30	—	ns	
Access Time From $\overline{\text{OE}}$	t _{OEA}	—	10	—	11	—	12	—	12	ns	
$\overline{\text{OE}}$ to Delay Time	t _{OED}	8	—	8	—	8	—	8	—	ns	
Output Buffer Turn-off Delay Time From $\overline{\text{OE}}$	t _{OEZ}	3	—	3	8	3	8	3	8	ns	[5]
$\overline{\text{OE}}$ Hold Time	t _{OEH}	6	—	6	—	7	—	7	—	ns	
$\overline{\text{WE}}$ Hold Time (Hidden Refresh Cycle)	t _{WHR}	15	—	15	—	15	—	15	—	ns	
Refresh Time (256 Cycles)	t _{REF}	—	4	—	4	—	4	—	4	ms	

1. An initial pause of 100 μs is required after power-up followed by any 8 $\overline{\text{RAS}}$ only Refresh or $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh Cycles to initialize the internal circuit.
2. V_{IH} (min) and V_{IL} (min) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} (min) and V_{IL} (max), AC measurements assume t_T = 3 ns.
3. Measured with an equivalent to 2 TTL loads and 100 pF.
4. For read cycles, the access time is defined as follows:

Input Conditions	Access Time
t _{RAD} ≤ t _{RAD} (max.) and t _{RCD} ≤ t _{RCD} (max.)	t _{RAC} (Max.)
t _{RAD} (max.) < t _{RAD} and t _{RCD} ≤ t _{RCD} (max.)	t _{AA} (Max.)
t _{RCD} (max.) < t _{RCD}	t _{CAC} (Max.)

- t_{RAD} (max.) and t_{RCD} (max.) indicate the points which the access time changes and are not the limits of operation.
5. t_{OFF} (max.) and t_{OEZ} (max.) define the time at which the output achieves the open circuit condition and are not referenced to V_{OH} or V_{OL}.
 6. t_{CRP} (min.) requirement should be applicable for $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycle preceded by any cycles.
 7. Either t_{RCH} (min.) or t_{RRH} (min) must be satisfied for a read cycle.
 8. t_{WP} (min.) is applicable for late write cycle or read modify write cycle. In early write cycles, t_{WCH} (min.) should be satisfied.
 9. t_{WCS}, t_{RWD}, t_{CWD} and t_{AWD} are non-restrictive operating parameters. They are included in the data sheet as electric characteristics only. If t_{WCS} ≥ t_{WCS} (min.), the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If t_{CWD} ≥ t_{CWD} (min.), t_{RWD} ≥ t_{RWD} (min.) and t_{AWD} ≥ t_{AWD} (min.), then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
 10. This specification is referenced to $\overline{\text{CAS}}$ falling edge in early write cycles and to $\overline{\text{WE}}$ falling edge in late write or read modify write cycles.
 11. t_{AR}, t_{WCR}, and t_{DHR} are referenced to t_{RAD} (max.).



NOTE:

1. For this waveform, ZZ is tied LOW.
2. Burst sequence order is determined by MODE (0 = linear, 1 = interleaved). BURST operations are optional.
3. CE represents three signals. When $\overline{CE} = 0$, it represents $\overline{CE1} = 0$, $\overline{CE2} = 0$, $\overline{CE3} = 1$.
4. Data coherency is provided for all possible operations. If a READ is initiated, the most current data is used. The most recent data may be from the input data register.

□ Don't Care ⊠ Undefined

Figure 2. Read/Write Timing




Figure 3. NOP, STALL and DESELECT Timing

PACKAGING INFORMATION




Figure 4. 40-Pin 400 mil Plastic SOJ Pin Assignment




Figure 5. 44/40-Pin 400 mil TSOP (TypeII) Pin Assignment




Figure 6. 40-Pin 400 mil SOJ Package Dimensions




Figure 7. 40/44-Pin TSOP (Type II) Package Dimensions

GLT41116

ORDERING INFO

.....

Part Number	Speed	Power	Feature	Package
GLT4116-30J4	30 ns	Normal	FPM	40-Pin 400 mil SOJ
GLT4116-35J4	35 ns	Normal	FPM	40-Pin 400 mil SOJ
GLT4116-40J4	40 ns	Normal	FPM	40-Pin 400 mil SOJ
GLT4116-45J4	45 ns	Normal	FPM	40-Pin 400 mil SOJ
GLT4116-30TC	30 ns	Normal	FPM	44-Pin 400 mil TSOP
GLT4116-35TC	35 ns	Normal	FPM	44-Pin 400 mil TSOP
GLT4116-40TC	40 ns	Normal	FPM	44-Pin 400 mil TSOP
GLT4116-45TC	45 ns	Normal	FPM	44-Pin 400 mil TSOP

Notes:

Notes:

Notes:



.....
www.glinktech.com

G-LINK Technology

1753 South Main Street
Milpitas, California, 95035, USA
TEL: 408-240-1380 • FAX: 408-240-1385

G-LINK Technology Corporation, Taiwan

6F, No. 24-2, Industry E. Rd. IV
Science-Based Industrial Park
Hsin Chu, Taiwan, R.O.C.
TEL: 03-578-2833 • FAX: 03-578-5820

© 2001 G-LINK Technology

All rights reserved. No part of this document may be copied or reproduced in any form or by any means or transferred to any third party without the prior written consent of G-LINK Technology.

Circuit diagrams utilizing G-LINK products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for design purposes is not necessarily given.

G-LINK Technology reserves the right to change products or specifications without notice.

The information contained in this document does not convey any license under copyrights, patent rights or trademarks claimed and owned by G-LINK or its subsidiaries. G-LINK assumes no liability for G-LINK applications assistance, customer's product design, or infringement of patents arising from use of semiconductor devices in such systems' designs. Nor does G-LINK warrant or represent that any patent right, copyright, or other intellectual property right of G-LINK covering or relating to any combination, machine, or process in which such semiconductor devices might be or are used.

G-LINK Technology's products are not authorized for use in life support devices or systems. Life support devices or systems are device or systems which are: a) intended for surgical implant into the human body and b) designed to support or sustain life; and when properly used according to label instructions, can reasonably be expected to cause significant injury to the user in the event of failure.

The information contained in this document is believed to be entirely accurate. However, G-LINK Technology assumes no responsibility for inaccuracies.