



## NDS336P P-Channel Logic Level Enhancement Mode Field Effect Transistor

### General Description

SuperSOT™-3 P-Channel logic level enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage applications such as notebook computer power management, portable electronics, and other battery powered circuits where fast high-side switching, and low in-line power loss are needed in a very small outline surface mount package.

### Features

- -1.2 A, -20 V,  $R_{DS(ON)} = 0.27 \Omega @ V_{GS} = -2.7 \text{ V}$   
 $R_{DS(ON)} = 0.2 \Omega @ V_{GS} = -4.5 \text{ V}$ .
- Very low level gate drive requirements allowing direct operation in 3V circuits.  $V_{GS(th)} < 1.0\text{V}$ .
- Proprietary package design using copper lead frame for superior thermal and electrical capabilities.
- High density cell design for extremely low  $R_{DS(ON)}$ .
- Exceptional on-resistance and maximum DC current capability.
- Compact industry standard SOT-23 surface Mount package.



### Absolute Maximum Ratings $T_A = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	NDS336P	Units
$V_{DSS}$	Drain-Source Voltage	-20	V
$V_{GSS}$	Gate-Source Voltage - Continuous	$\pm 8$	V
$I_D$	Maximum Drain Current - Continuous (Note 1a)	-1.2	A
	- Pulsed	-10	
$P_D$	Maximum Power Dissipation (Note 1a)	0.5	W
	(Note 1b)	0.46	
$T_J, T_{STG}$	Operating and Storage Temperature Range	-55 to 150	$^\circ\text{C}$

### THERMAL CHARACTERISTICS

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	250	$^\circ\text{C/W}$
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	75	$^\circ\text{C/W}$



**Electrical Characteristics** ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
OFF CHARACTERISTICS						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = -250 μA	-20			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = -16 V, V <sub>GS</sub> = 0 V			-1	μA
		T <sub>J</sub> =55°C			-10	μA
I <sub>GSS</sub>	Gate - Body Leakage Current	V <sub>GS</sub> = 8 V, V <sub>DS</sub> = 0 V			100	nA
I <sub>GSS</sub>	Gate - Body Leakage Current	V <sub>GS</sub> = -8 V, V <sub>DS</sub> = 0 V			-100	nA
ON CHARACTERISTICS (Note 2)						
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μA	-0.5	-0.78	-1	V
		T <sub>J</sub> =125°C	-0.3	-0.58	-0.8	
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> = -2.7 V, I <sub>D</sub> = -1.2 A		0.22	0.27	Ω
		T <sub>J</sub> =125°C		0.34	0.49	
		V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -1.3 A		0.16	0.2	
I <sub>D(ON)</sub>	On-State Drain Current	V <sub>GS</sub> = -2.7 V, V <sub>DS</sub> = -5 V	-2			A
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = -5 V, I <sub>D</sub> = -1.2 A		-3		S
DYNAMIC CHARACTERISTICS						
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = -10 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz		360		pF
C <sub>oss</sub>	Output Capacitance			170		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			60		pF
SWITCHING CHARACTERISTICS (Note 2)						
t <sub>D(on)</sub>	Turn - On Delay Time	V <sub>DD</sub> = -5 V, I <sub>D</sub> = -1 A, V <sub>GS</sub> = -4.5 V, R <sub>GEN</sub> = 6 Ω		8	15	ns
t <sub>r</sub>	Turn - On Rise Time			29	50	ns
t <sub>D(off)</sub>	Turn - Off Delay Time			33	60	ns
t <sub>f</sub>	Turn - Off Fall Time			23	45	ns
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> = -10 V, I <sub>D</sub> = -1.2 A, V <sub>GS</sub> = -4.5 V		5.7	8.5	nC
Q <sub>gs</sub>	Gate-Source Charge			0.7		nC
Q <sub>gd</sub>	Gate-Drain Charge			1.8		nC



Electrical Characteristics (T<sub>A</sub> = 25°C unless otherwise noted)


Symbol	Parameter	Conditions	Min	Typ	Max	Units
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
I <sub>S</sub>	Maximum Continuous Source Current				-0.42	A
I <sub>SM</sub>	Maximum Pulsed Drain-Source Diode Forward Current				-10	A
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = -0.42 (Note 2)		-0.65	-1.2	V

Notes:  
1. R<sub>θJA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solde mounting surface of the drain pins. R<sub>θJC</sub> is guaranteed by design while R<sub>θCA</sub> is determined by the user's board design.

$$P_D(t) = \frac{T_J - T_A}{R_{\theta JA}(t)} = \frac{T_J - T_A}{R_{\theta JC} + R_{\theta CA}(t)} = I_D^2(t) \times R_{DS(ON)}@T_J$$

Typical R<sub>θJA</sub> using the board layouts shown below on 4.5"x5" FR-4 PCB in a still air environment:

- a. 250°C/W when mounted on a 0.02 in² pad of 2oz copper.
- b. 270°C/W when mounted on a 0.001 in² pad of 2oz copper.



Scale 1 : 1 on letter size paper  
2. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2.0%.



## Typical Electrical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Drain Current and Temperature.




Figure 5. Transfer Characteristics.






Figure 6. Gate Threshold Variation with Temperature.




## Typical Electrical Characteristics (continued)




**Figure 7. Breakdown Voltage Variation with Temperature.**




**Figure 8. Body Diode Forward Voltage Variation with Source Current and Temperature.**




**Figure 9. Capacitance Characteristics.**



**Figure 10. Gate Charge Characteristics.**




**Figure 11. Switching Test Circuit.**




**Figure 12. Switching Waveforms.**




## Typical Electrical Characteristics (continued)




**Figure 13. Transconductance Variation with Drain Current and Temperature.**




**Figure 14. Maximum Safe Operating Area.**



**Figure 15. SuperSOT™-3 Maximum Steady-State Power Dissipation versus Copper Mounting Pad Area.**



**Figure 16. Maximum Steady-State Drain Current versus Copper Mounting Pad Area.**



**Figure 17. Transient Thermal Response Curve.**

Note : Characterization performed using the conditions described in note 1b. Transient thermal response will change depending on the circuit board design.