



Frequency Timing Generator for PENTIUM II Systems


Features

- Generates the following system clocks:
 - 3 CPU clocks (2.5V, 100/133MHz)
 - 8 PCI clocks, including 1 free-running (3.3V, 33MHz)
 - 1 CPU/2 clocks (2.5V, 50/66MHz)
 - 1 IOAPIC clocks (2.5V, 16.67MHz)
 - 3 Fixed frequency 66MHz clocks (3.3V, 66MHz)
 - 2 REF clocks (3.3V, 14.318MHz)
 - 1 USB clock (3.3V, 48MHz)
- Efficient power management through PD#, CPU_STOP# and PCI_STOP#.
- 0 to -0.5% typical down spread modulation on CPU, PCI, IOAPIC, 3V66 and CPU/2 output clocks.
- Uses external 14.318MHz crystal.


Key Specification

- CPU Output Jitter: <250ps
- CPU/2 Output Jitter: <250ps
- IOAPIC Output Jitter: <500ps
- 48MHz, 3V66, PCI Output Jitter: <500ps
- Ref Output Jitter: <1000ps
- CPU Output Skew: <175ps
- PCI Output Skew: <500ps
- 3V66 Output Skew <250ps
- CPU to 3V66 Output Offset: 0.0 - 1.5ns (CPU leads)
- 3V66 to PCI Output Offset: 1.5 - 4.0ns (3V66 leads)
- CPU to IOAPIC Output Offset 1.5 - 4.0ns (CPU leads)

Block Diagram



Pin Configuration



48-pin SSOP



General Description

The ICS9248-66 is a main clock synthesizer chip for Pentium II based systems using Rambus Interface DRAMs. This chip provides all the clocks required for such a system when used with a Direct Rambus Clock Generator(DRCG) chip such as the ICS9211-01.

Spread Spectrum may be enabled by driving the SPREAD# pin active. Spread spectrum typically reduces system EMI by 8dB to 10dB. This simplifies EMI qualification without resorting to board design iterations or costly shielding. The ICS9248-66 employs a proprietary closed loop design, which tightly controls the percentage of spreading over process and temperature variations.

The CPU/2 clocks are inputs to the DRCG.

Power Groups:

VDDREF, GNDREF = REF, X1, X2

GNDPCI, VDDPCI = PCICLK

VDD66, GND66 = 3V66

VDD48, GND48 = 48MHz

VDDCOR, GNDCOR = PLL Core

VDDLCPUL/2, GNDLCPUL/2 = CPU/2

VDDLIOAPIC, GNDIOAPIC = IOAPIC

Pin Descriptions

Pin number	Pin name	Type	Description
1, 7, 13, 19, 23, 26, 35	GND	PWR	Ground pins
2, 3	REF(0:1)	OUT	14.318MHz reference clock outputs at 3.3V
4, 10, 16, 22, 28, 36	VDD	PWR	Power pins 3.3V
5	X1	IN	XTAL_IN 14.318MHz crystal input
6	X2	OUT	XTAL_OUT Crystal output
8	PCICLK_F	OUT	Free running PCI clock at 3.3V. Synchronous to CPU clocks. Not affected by the PCI_STOP# input.
9, 11, 12, 14, 15, 17, 18	PCICLK[1:7]	OUT	PCI clock outputs at 3.3V. Synchronous to CPU clocks.
20, 21, 24	3V66[0:2]	OUT	66MHz outputs at 3.3V. These outputs are stopped when CPU_STOP# is driven active..
25	SEL 133/100#	IN	This selects the frequency for the CPU and CPU/2 outputs. High = 133MHz, Low=100MHz
27	48MHz	OUT	Fixed 48MHz clock output. 3.3V
29, 30	SEL[0:1]	IN	Function select pins. See truth table for details.
31	SPREAD#	IN	Enables spread spectrum when active(Low). modulates all the CPU, PCI, IOAPIC, 3V66 and CPU/2 clocks. Does not affect the REF and 48MHz clocks. 0.5% down spread modulation.
32	PD#	IN	This asynchronous input powers down the chip when drive active(Low). The internal PLLs are disabled and all the output clocks are held at a Low state.
33	CPU_STOP#	IN	This asynchronous input halts the CPUCLK[0:3] and the 3V66[0:3] clocks at logic "0" when driven active(Low). Does not affect the CPU/2 clocks.
34	PCI_STOP#	IN	This asynchronous input halts the PCICLK[1:7] at logic"0" when driven active(Low). PCICLK_F is not affected by this input.
40	GNDLCPUL	PWR	Ground pin for the CPUCLKs
37, 38, 41	CPUCLK[0:3]	OUT	Host bus clock output at 2.5V. 133MHz or 100MHz depending on the state of the SEL 133/100MHz.
39, 42	VDDLCPUL	PWR	Power pin for the CPUCLKs. 2.5V
43	GNDLCPUL/2	PWR	Ground pin for the CPU/2 clocks.
44	CPU/2	OUT	2.5V clock outputs at 1/2 CPU frequency. 66MHz or 50MHz depending on the state of the SEL 133/100# input pin.
45	VDDLCPUL/2	PWR	Power pin for the CPU/2 clocks. 2.5V
46	GNDLIOAPIC	PWR	Ground pin for the IOAPIC outputs.
47	IOAPIC	OUT	IOAPIC clocks at 2.5V. Synchronous with CPUCLKs but fixed at 16.67MHz.
48	VDDLIOAPIC	PWR	Power pin for the IOAPIC outputs. 2.5V.



Frequency Select:

SEL 133/100-#	SEL1	SEL0	CPU MHz	CPU/2 MHz	3V66 MHz	PCI MHz	48 MHz	REF MHz	IOAPIC MHz	Comments
0	0	0	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Tri-state
0	0	1	N/A	N/A	N/A	N/A	N/A	N/A	N/A	Reserved
0	1	0	100	50	66.6	33.3	Hi-Z	14.318	16.67	48MHz PLL disabled
0	1	1	100	50	66.6	33.3	48	14.318	16.67	
1	0	0	TCLK/2	TCLK/4	TCLK/4	TCLK/8	TCLK/-2	TCLK	TCLK/16	Test mode (1)
1	0	1	N/A	N/A	N/A	N/A	N/A	N/A	N/A	Reserved
1	1	0	133.3	66.6	66.6	33.3	Hi-Z	14.318	16.67	
1	1	1	133.3	66.6	66.6	33.3	48	14.318	16.67	

Note:

1. TCLK is a test clock driven on the x1 input during test mode.

ICS9248-66 Power Management Features:

CPU_STOP#	PD#	PCI_STOP#	CPUCLK	CPU/2	IOAPIC	3V66	PCI	PCI_F	REF. 48MHz	Osc	VCOs
X	0	X	LOW	LOW	LOW	LOW	LOW	LOW	LOW	OFF	OFF
0	1	0	LOW	ON	ON	LOW	LOW	ON	ON	ON	ON
0	1	1	LOW	ON	ON	LOW	ON	ON	ON	ON	ON
1	1	0	ON	ON	ON	ON	LOW	ON	ON	ON	ON
1	1	1	ON	ON	ON	ON	ON	ON	ON	ON	ON

Note:

1. LOW means outputs held static LOW as per latency requirement next page.
2. On means active.
3. PD# pulled Low, impacts all outputs including REF and 48 MHz outputs.
4. All 3V66 as well as all CPU clocks should stop cleanly when CPU_STOP# is pulled LOW.
5. CPU/2, IOAPIC, REF, 48 MHz signals are not controlled by the CPU_STOP# functionality and are enabled all in all conditions except PD# = LOW



Power Management Requirements:


Singal	Singal State	Latency
		No. of rising edges of PCICLK
CPU_STOP	0 (disabled)	1
	1 (enabled)	1
PCI_STOP#	0 (disabled)	1
	1 (enabled)	1
PD#	1 (normal operation)	3mS
	0 (power down)	2max.

Note:

1. Clock on/off latency is defined in the number of rising edges of free running PCICLKs between the clock disable goes low/high to the first valid clock comes out of the device.
2. Power up latency is when PWR_DWN# goes inactive (high to when the first valid clocks are dirven from the device).

CPU_STOP# Timing Diagram

CPU_STOP# is an asynchronous input to the clock synthesizer. It is used to turn off the CPU and 3V66 clocks for low power operation. CPU_STOP# is asserted asynchronously by the external clock control logic with the rising edge of free running PCI clock (and hence CPU clock) and must be internally synchronized to the external output. All other clocks will continue to run while the CPU clocks are disabled. The CPU clocks must always be stopped in a low state and started in such a manner as to guarantee that the high pulse width is a full pulse. **ONLY one rising edge of PCICLK_F is allowed** after the clock control logic switched for both the CPU and 3V66 outputs to become enabled/disabled.




Notes:

1. All timing is referenced to the internal CPUCLK.
2. The internal label means inside the chip and is a reference only. This in fact may not be the way that the control is designed.
3. CPU_STOP# signal is an input singal that must be made synchronous to free running PCICLK_F
4. 3V66 clocks also stop/start before
5. PD# and PCI_STOP# are shown in a high state.
6. Diagrams shown with respect to 133MHz. Similar operation when CPU is 100MHz



PCI_STOP# Timing Diagram

PCI_STOP# is an input to the clock synthesizer and must be made synchronous to the clock driver PCICLK_F output. It is used to turn off the PCI clocks for low power operation. PCI clocks are required to be stopped in a low state and started such that a full high pulse width is guaranteed. **ONLY one rising edge of PCICLK_F is allowed** after the clock control logic switched for the PCI outputs to become enabled/disabled.



Notes:


1. All timing is referenced to CPUCLK.
2. PCI_STOP# signal is an input signal which must be made synchronous to PCICLK_F output.
3. Internal means inside the chip.
4. All other clocks continue to run undisturbed.
5. PD# and CPU_STOP# are shown in a high state.
6. Diagrams shown with respect to 133MHz. Similar operation when CPU is 100MHz.



PD# Timing Diagram

The power down selection is used to put the part into a very low power state without turning off the power to the part. PD# is an asynchronous active low input. This signal needs to be synchronized internal to the device prior to powering down the clock synthesizer.

PD# is an asynchronous function for powering up the system. Internal clocks are not running after the device is put in power down. When PD# is active low all clocks need to be driven to a low value and held prior to turning off the VCOs and crystal. The power up latency needs to be less than 3 mS. The power down latency should be as short as possible but conforming to the sequence requirements shown below. PCI_STOP# and CPU_STOP# are considered to be don't cares during the power down operations. The REF and 48MHz clocks are expected to be stopped in the LOW state as soon as possible. Due to the state of the internal logic, stopping and holding the REF clock outputs in the LOW state may require more than one clock cycle to complete.



Notes:

1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9148 device).
2. Internal means inside the chip
3. PD# is an asynchronous input and metastable conditions may exist. This signal is synchronized inside this part.
4. The shaded sections on the VCO and the Crystal signals indicate an active clock.
5. Diagrams shown with respect to 133MHz. Similar operation when CPU is 100MHz.



Absolute Maximum Ratings

Supply Voltage	7.0 V
Logic Inputs	GND–0.5 V to $V_{DD}+0.5$ V
Ambient Operating Temperature	0°C to +70°C
Storage Temperature	–65°C to +150°C

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Group Offset

Group	Offset	Measurement Loads	Measure Points
CPU to 3V66	0.0-1.5ns CPU leads	CPU @ 20pF, 3V66 @ 30pF	CPU @ 1.25V, 3V66 @ 1.5V
3V66 to PCI	1.5-4.0ns 3V66 leads	3V66 @ 30pF, PCI @ 30pF	3V66 @ 1.5V, PCI @ 1.5V
CPU to IOAPIC	1.5-4.0ns CPU leads	CPU @ 20pF, IOAPIC @ 20pF	CPU @ 1.25V, IOAPIC @ 1.5V

Note: 1. All offsets are to be measured at rising edges.

Electrical Characteristics - Input/Supply/Common Output Parameters

$T_A = 0 - 70^\circ\text{C}$; Supply Voltage $V_{DD} = 3.3 \text{ V} \pm 5\%$, $V_{DDL} = 2.5 \text{ V} \pm 5\%$ (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	V_{IH}		2		$V_{DD}+0.3$	V
Input Low Voltage	V_{IL}		$V_{SS}-0.3$		0.8	V
Input High Current	I_{IH}	$V_{IN} = V_{DD}$	-5		5	μA
Input Low Current	I_{IL1}	$V_{IN} = 0 \text{ V}$; Inputs with no pull-up resistors				μA
Input Low Current	I_{IL2}	$V_{IN} = 0 \text{ V}$; Inputs with pull-up resistors				μA
Operating Supply Current	$I_{DD3.3OP}$	$C_L = 0 \text{ pF}$; Select				mA
Power Down Supply Current	$I_{DD3.3PD}$	$C_L = 0 \text{ pF}$; With input address to Vdd or GND				μA
Input frequency	F_i	$V_{DD} = 3.3 \text{ V}$;		14.318		MHz
Pin Inductance	L_{pin}			7		nH
Input Capacitance ¹	C_{IN}	Logic Inputs		5		pF
	C_{out}	Out put pin capacitance		6		pF
	C_{INX}	X1 & X2 pins	27		45	pF
Transition Time ¹	T_{trans}	To 1st crossing of target Freq.			3	mS
Settling Time ¹	T_s	From 1st crossing to 1% target Freq.				mS
Clk Stabilization ¹	T_{STAB}	From $V_{DD} = 3.3 \text{ V}$ to 1% target Freq.			3	mS
Delay	t_{PZH}, t_{PZH}	output enable delay (all outputs)	1		10	nS
	t_{PLZ}, t_{PZH}	output disable delay (all outputs)	1		10	nS

¹Guarenteed by design, not 100% tested in production.

**Electrical Characteristics - CPU** $T_A = 0 - 70^\circ\text{C}$, $V_{DDL} = 2.5\text{ V} \pm 5\%$; $C_L = 10 - 20\text{ pF}$ (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	R_{DSP2B}^1	$V_O = V_{DD}^*(0.5)$	13.5		45	Ω
Output High Voltage	V_{OH2B}	$I_{OH} = -1\text{ mA}$	2			V
Output Low Voltage	V_{OL2B}	$I_{OL} = 1\text{ mA}$			0.4	V
Output High Current	I_{OH2B}	$V_{OH@MIN} = 1.0\text{ V}$, $V_{OH@MAX} = 2.375\text{ V}$	-27		-27	mA
Output Low Current	I_{OL2B}	$V_{OL@MIN} = 1.2\text{ V}$, $V_{OL@MAX} = 0.3\text{ V}$	27		30	mA
Rise Time	t_{r2B}^1	$V_{OL} = 0.4\text{ V}$, $V_{OH} = 2.0\text{ V}$	0.4		1.6	ns
Fall Time	t_{f2B}^1	$V_{OH} = 0.4\text{ V}$, $V_{OL} = 2.0\text{ V}$	0.4		1.6	ns
Duty Cycle	d_{t2B}^1	$V_T = 1.25\text{ V}$	45		55	ns
Skew	t_{sk2B}^1	$V_T = 1.25\text{ V}$			175	ps
Jitter	$t_{jcy-cyc}^1$	$V_T = 1.25\text{ V}$			250	ps

¹Guaranteed by design, not 100% tested in production.**Electrical Characteristics - CPU/2** $T_A = 0 - 70^\circ\text{C}$, $V_{DDL} = 2.5\text{ V} \pm 5\%$; $C_L = 10 - 20\text{ pF}$ (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	R_{DSP2B}^1	$V_O = V_{DD}^*(0.5)$	13.5		45	Ω
Output High Voltage	V_{OH2B}	$I_{OH} = -1\text{ mA}$	2			V
Output Low Voltage	V_{OL2B}	$I_{OL} = 1\text{ mA}$			0.4	V
Output High Current	I_{OH2B}	$V_{OH@MIN} = 1.0\text{ V}$, $V_{OH@MAX} = 2.375\text{ V}$	-27		-27	mA
Output Low Current	I_{OL2B}	$V_{OL@MIN} = 1.2\text{ V}$, $V_{OL@MAX} = 0.3\text{ V}$	27		30	mA
Rise Time	t_{r2B}^1	$V_{OL} = 0.4\text{ V}$, $V_{OH} = 2.0\text{ V}$	0.4		1.6	ns
Fall Time	t_{f2B}^1	$V_{OH} = 0.4\text{ V}$, $V_{OL} = 2.0\text{ V}$	0.4		1.6	ns
Duty Cycle	d_{t2B}^1	$V_T = 1.25\text{ V}$	45		55	ns
Jitter	$t_{jcy-cyc}^1$	$V_T = 1.25\text{ V}$			250	ps

¹Guaranteed by design, not 100% tested in production.

**Electrical Characteristics - 3V66**

$T_A = 0 - 70^\circ\text{C}$; $V_{DD} = 3.3 \text{ V} \pm 5\%$; $C_L = 10\text{-}30 \text{ pF}$ (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	R_{DSP1}^1	$V_O = V_{DD} \cdot (0.5)$	12		55	Ω
Output Impedance	R_{DSN1}^1	$V_O = V_{DD} \cdot (0.5)$	12		55	Ω
Output High Voltage	V_{OH1}	$I_{OH} = -1 \text{ mA}$	2.4			V
Output Low Voltage	V_{OL1}	$I_{OL} = 1 \text{ mA}$			0.55	V
Output High Current	I_{OH1}	$VOH@ \text{MIN} = 1.0 \text{ V}$, $VOH@ \text{MAX} = 3.135 \text{ V}$	-33		-33	mA
Output Low Current	I_{OL1}	$VOL@ \text{MIN} = 1.95 \text{ V}$, $VOL@ \text{MAX} = 0.4$	30		38	mA
Rise Time	t_{r1}^1	$V_{OL} = 0.4 \text{ V}$, $V_{OH} = 2.4 \text{ V}$	0.5		2.0	ns
Fall Time	t_{f1}^1	$V_{OH} = 2.4 \text{ V}$, $V_{OL} = 0.4 \text{ V}$	0.5		2.0	ns
Duty Cycle	d_{t1}^1	$V_T = 1.5 \text{ V}$	45		55	%
Skew	t_{sk1}^1	$V_T = 1.5 \text{ V}$			250	ps
Jitter	$t_{jyc-cyc}$	$V_T = 1.5 \text{ V}$			500	ps

¹Guaranteed by design, not 100% tested in production.

Electrical Characteristics - PCI

$T_A = 0 - 70^\circ\text{C}$; $V_{DD} = 3.3 \text{ V} \pm 5\%$; $C_L = 10\text{-}30 \text{ pF}$ (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	R_{DSP1}^1	$V_O = V_{DD} \cdot (0.5)$	12		55	Ω
Output Impedance	R_{DSN1}^1	$V_O = V_{DD} \cdot (0.5)$	12		55	Ω
Output High Voltage	V_{OH1}	$I_{OH} = -1 \text{ mA}$	2.4			V
Output Low Voltage	V_{OL1}	$I_{OL} = 1 \text{ mA}$			0.55	V
Output High Current	I_{OH1}	$VOH@ \text{MIN} = 1.0 \text{ V}$, $VOH@ \text{MAX} = 3.135 \text{ V}$	-29		-23	mA
Output Low Current	I_{OL1}	$VOL@ \text{MIN} = 1.95 \text{ V}$, $VOL@ \text{MAX} = 0.4$	29		27	mA
Rise Time	t_{r1}^1	$V_{OL} = 0.4 \text{ V}$, $V_{OH} = 2.4 \text{ V}$	0.5		2	ns
Fall Time	t_{f1}^1	$V_{OH} = 2.4 \text{ V}$, $V_{OL} = 0.4 \text{ V}$	0.5		2	ns
Duty Cycle	d_{t1}^1	$V_T = 1.5 \text{ V}$	45		55	%
Skew	t_{sk1}^1	$V_T = 1.5 \text{ V}$			500	ps
Jitter	$t_{jyc-cyc}$	$V_T = 1.5 \text{ V}$			500	ps

¹Guaranteed by design, not 100% tested in production.

**Electrical Characteristics - 48M, REF**

$T_A = 0 - 70^\circ\text{C}$; $V_{DD} = V_{DDL} = 3.3 \text{ V} \pm 5\%$; $C_L = 10 - 20 \text{ pF}$ (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	R_{DSP5}^1	$V_O = V_{DD}^*(0.5)$	20		60	Ω
Output Impedance	R_{DSN5}^1	$V_O = V_{DD}^*(0.5)$	20		60	Ω
Output High Voltage	V_{OH5}	$I_{OH} = 1 \text{ mA}$	2.4			V
Output Low Voltage	V_{OL5}	$I_{OL} = -1 \text{ mA}$			0.4	V
Output High Current	I_{OH5}	$V_{OH@MIN} = 1 \text{ V}$, $V_{OH@MAX} = 3.135 \text{ V}$	-29		-23	mA
Output Low Current	I_{OL5}	$V_{OL@MIN} = 1.95 \text{ V}$, $V_{OL@MIN} = 0.4 \text{ V}$	29		27	mA
Duty Cycle	d_{t5}^1	$V_T = 1.5 \text{ V}$	45		55	%
Jitter	$t_{jvcv-cvc}^1$	$V_T = 1.5 \text{ V}$; Fixed Clocks			500	ps
	$t_{jvcv-cvc}^1$	$V_T = 1.5 \text{ V}$; Ref Clocks			1000	ps
Skew	T_{sk}	$V_T = 1.5 \text{ V}$, Fixed Clocks			N/A	ps


¹Guaranteed by design, not 100% tested in production.

Electrical Characteristics - IOAPIC

$T_A = 0 - 70^\circ\text{C}$, $V_{DDL} = 2.5 \text{ V} \pm 5\%$; $C_L = 10 - 20 \text{ pF}$ (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	R_{DSP2B}^1	$V_O = V_{DD}^*(0.5)$	13.5		45	Ω
Output High Voltage	V_{OH2B}	$I_{OH} = -1 \text{ mA}$	2			V
Output Low Voltage	V_{OL2B}	$I_{OL} = 1 \text{ mA}$			0.4	V
Output High Current	I_{OH2B}	$V_{OH@MIN} = 1.0 \text{ V}$, $V_{OH@MAX} = 2.375 \text{ V}$	-27		-27	mA
Output Low Current	I_{OL2B}	$V_{OL@MIN} = 1.2 \text{ V}$, $V_{OL@MAX} = 0.3 \text{ V}$	27		30	mA
Rise Time	t_{r2B}^1	$V_{OL} = 0.4 \text{ V}$, $V_{OH} = 2.0 \text{ V}$	0.4		1.6	ns
Fall Time	t_{f2B}^1	$V_{OH} = 0.4 \text{ V}$, $V_{OL} = 2.0 \text{ V}$	0.4		1.6	ns
Duty Cycle	d_{t2B}^1	$V_T = 1.25 \text{ V}$	45		55	ns
Skew	t_{sk2B}^1	$V_T = 1.25 \text{ V}$			NA	ps
Jitter	$t_{jvcv-cvc}^1$	$V_T = 1.25 \text{ V}$			500	ps

¹Guaranteed by design, not 100% tested in production.



SYMBOL	COMMON DIMENSIONS			VARIATIONS	D			N
	MIN.	NOM.	MAX.		MIN.	NOM.	MAX.	
A	.095	.101	.110	AD	.720	.725	.730	56
A1	.008	.012	.016					
A2	.088	.090	.092					
B	.008	.010	.0135					
C	.005	-	.010					
D	See Variations							
E	.292	.296	.299					
e	0.025 BSC							
H	.400	.406	.410					
h	.010	.013	.016					
L	.024	.032	.040					
N	See Variations							
∞	0°	5°	8°					
X	.085	.093	.100					

56 Pin SSOP Package

56 Pin SSOP Package

Ordering Information

ICS9248yF-66

Example:

ICS XXXX y F - PPP

Pattern Number (2 or 3 digit number for parts with ROM code patterns)

Package Type
F=SSOP

Revision Designator (will not correlate with datasheet revision)

Device Type (consists of 3 or 4 digit numbers)

Prefix

ICS, AV = Standard Device