



## 2.5V SINGLE DATA RATE 1:5 CLOCK BUFFER TERABUFFER™ JR.

**IDT5T9050**

### FEATURES:

- Optimized for 2.5V LVTTTL
- Guaranteed Low Skew < 25ps (max)
- Very low duty cycle distortion < 300 (max)
- High speed propagation delay < 1.8ns. (max)
- Up to 200MHz operation
- Very low CMOS power levels
- Hot insertable and over-voltage tolerant inputs
- 1:5 fanout buffer
- 2.5V V<sub>DD</sub>
- Available in TSSOP package


### DESCRIPTION:

The IDT5T9050 2.5V single data rate (SDR) clock buffer is a single-ended input to five single-ended outputs buffer built on advanced metal CMOS technology. The SDR clock buffer fanout from a single input to five single-ended outputs reduces the loading on the preceding driver and provides an efficient clock distribution network. Multiple power and grounds reduce noise.


### APPLICATIONS:

- Clock and signal distribution

### FUNCTIONAL BLOCK DIAGRAM



## PIN CONFIGURATION



TSSOP  
TOP VIEW

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max	Unit
V <sub>DD</sub>	Power Supply Voltage	−0.5 to +3.6	V
V <sub>I</sub>	Input Voltage	−0.5 to +3.6	V
V <sub>O</sub>	Output Voltage	−0.5 to V <sub>DD</sub> +0.5	V
T <sub>STG</sub>	Storage Temperature	−65 to +165	°C
T <sub>J</sub>	Junction Temperature	150	°C

### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## CAPACITANCE<sup>(1)</sup> (T<sub>A</sub> = +25°C, F = 1.0MHz)

Symbol	Parameter	Min	Typ.	Max.	Unit
C <sub>IN</sub>	Input Capacitance	—	6	—	pF

### NOTE:

1. This parameter is measured at characterization but not tested.

## RECOMMENDED OPERATING RANGE

Symbol	Description	Min.	Typ.	Max.	Unit
T <sub>A</sub>	Ambient Operating Temperature	−40	+25	+85	°C
V <sub>DD</sub>	Internal Power Supply Voltage	2.3	2.5	2.7	V

## PIN DESCRIPTION

Symbol	I/O	Type	Description
A	I	LVTTL	Clock input
G̅	I	LVTTL	Gate control for Q <sub>n</sub> outputs. When G̅ is LOW, these outputs are enabled. When G̅ is HIGH, these outputs are asynchronously disabled to the level designated by GL <sup>(1)</sup> .
GL	I	LVTTL	Specifies output disable level. If HIGH, the outputs disable HIGH. If LOW, the outputs disable LOW.
Q <sub>n</sub>	O	LVTTL	Clock outputs
V <sub>DD</sub>		PWR	Power supply for the device core, inputs, and outputs
GND		PWR	Power supply return for power

### NOTE:

1. Because the gate controls are asynchronous, runt pulses are possible. It is the user's responsibility to either time the gate control signals to minimize the possibility of runt pulses or be able to tolerate them in down stream circuitry.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE<sup>(1)</sup>

Symbol	Parameter	Test Conditions	Min.	Typ. <sup>(4)</sup>	Max	Unit
I <sub>IH</sub>	Input HIGH Current	V <sub>DD</sub> = 2.7V V <sub>I</sub> = V <sub>DD</sub> /GND	—	—	±5	μA
I <sub>IL</sub>	Input LOW Current	V <sub>DD</sub> = 2.7V V <sub>I</sub> = GND/V <sub>DD</sub>	—	—	±5	μA
V <sub>IK</sub>	Clamp Diode Voltage	V <sub>DD</sub> = 2.3V, I <sub>IN</sub> = -18mA	—	-0.7	-1.2	V
V <sub>IN</sub>	DC Input Voltage		-0.3		+3.6	V
V <sub>IH</sub>	DC Input HIGH <sup>(2)</sup>		1.7		—	V
V <sub>IL</sub>	DC Input LOW <sup>(3)</sup>		—		0.7	V
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -12mA	V <sub>DD</sub> - 0.4		—	V
		I <sub>OH</sub> = -100μA	V <sub>DD</sub> - 0.1		—	V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 12mA	—		0.4	V
		I <sub>OL</sub> = 100μA	—		0.1	V

### NOTES:

1. See RECOMMENDED OPERATING RANGE table.
2. Voltage required to maintain a logic HIGH.
3. Voltage required to maintain a logic LOW.
4. Typical values are at V<sub>DD</sub> = 2.5V, +25°C ambient.

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>	Typ.	Max	Unit
I <sub>DDQ</sub>	Quiescent V <sub>DD</sub> Power Supply Current	V <sub>DD</sub> = Max., Reference Clock = LOW Outputs enabled, All outputs unloaded	1	1.5	mA
I <sub>DDD</sub>	Dynamic V <sub>DD</sub> Power Supply Current per Output	V <sub>DD</sub> = Max., C <sub>L</sub> = 0pF	100	150	μA/MHz
I <sub>TOT</sub>	Total Power V <sub>DD</sub> Supply Current	V <sub>DD</sub> = 2.5V., F <sub>REFERENCE CLOCK</sub> = 100MHz, C <sub>L</sub> = 15pF	50	65	mA
		V <sub>DD</sub> = 2.5V., F <sub>REFERENCE CLOCK</sub> = 200MHz, C <sub>L</sub> = 15pF	75	100	

### NOTE:

1. The termination resistors are excluded from these measurements.

## INPUT AC TEST CONDITIONS

Symbol	Parameter	Value	Units
V <sub>IH</sub>	Input HIGH Voltage	V <sub>DD</sub>	V
V <sub>IL</sub>	Input LOW Voltage	0	V
V <sub>TH</sub>	Input Timing Measurement Reference Level <sup>(1)</sup>	V <sub>DD</sub> /2	V
t <sub>R</sub> , t <sub>F</sub>	Input Signal Edge Rate <sup>(2)</sup>	2	V/ns

### NOTES:

1. A nominal 1.25V timing measurement reference level is specified to allow constant, repeatable results in an automatic test equipment (ATE) environment.
2. The input signal edge rate of 2V/ns or greater is to be maintained in the 10% to 90% range of the input waveform.

## AC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE <sup>(4)</sup>

Symbol	Parameter	Min.	Typ.	Max	Unit
--------	-----------	------	------	-----	------

### Skew Parameters

$t_{sk(o)}$	Same Device Output Pin-to-Pin Skew <sup>(1)</sup>	—	—	25	ps
$t_{sk(p)}$	Pulse Skew <sup>(2)</sup>	—	—	300	ps
$t_{sk(pp)}$	Part-to-Part Skew <sup>(3)</sup>	—	—	300	ps

### Propagation Delay

$t_{PLH}$ $t_{PHL}$	Propagation Delay A to Qn	—	—	1.8	ns
$t_r$	Output Rise Time (20% to 80%)	350	—	850	ps
$t_f$	Output Fall Time (20% to 80%)	350	—	850	ps
$f_o$	Frequency Range	—	—	200	MHz


### Output Gate Enable/Disable Delay

$t_{PGE}$	Output Gate Enable to Qn	—	—	3.5	ns
$t_{PGD}$	Output Gate Enable to Qn Driven to GL Designated Level	—	—	3	ns

### NOTES:

1. Skew measured between all outputs under identical input and output transitions and load conditions on any one device.
2. Skew measured is the difference between propagation delay times  $t_{PHL}$  and  $t_{PLH}$  of any output under identical input and output transitions and load conditions on any one device.
3. Skew measured is the magnitude of the difference in propagation times between any outputs of two devices, given identical transitions and load conditions at identical  $V_{DD}$  levels and temperature.
4. Guaranteed by design.

## AC TIMING WAVEFORMS




*Propagation and Skew Waveforms*

**NOTE:** Pulse Skew is calculated using the following expression:

$$t_{sk(p)} = |t_{PHL} - t_{PLH}|$$

where  $t_{PHL}$  and  $t_{PLH}$  are measured on the controlled edges of any one output from rising and falling edges of a single pulse. Please note that the  $t_{PHL}$  and  $t_{PLH}$  shown are not valid measurements for this calculation because they are not taken from the same pulse.




*Gate Disable/Enable Showing Runt Pulse Generation*

**NOTE:**

As shown, it is possible to generate runt pulses on gate disable and enable of the outputs. It is the user's responsibility to time their  $\bar{G}$  signal to avoid this problem.

## TEST CIRCUIT AND CONDITIONS




*Test Circuit for Input/Output*

## INPUT/OUTPUT TEST CONDITIONS

Symbol	$V_{DD} = 2.5V \pm 0.2V$	Unit
$V_{TH}$	$V_{DD} / 2$	V
R1	100	$\Omega$
R2	100	$\Omega$
$C_L$	15	pF

## ORDERING INFORMATION



**CORPORATE HEADQUARTERS**  
2975 Stender Way  
Santa Clara, CA 95054

**for SALES:**  
800-345-7015 or 408-727-6116  
fax: 408-492-8674  
[www.idt.com](http://www.idt.com)

**for Tech Support:**  
[logichelp@idt.com](mailto:logichelp@idt.com)  
(408) 654-6459