



## 87C54/87C54-20

### CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER WITH 16 KBYTES USER PROGRAMMABLE EPROM

*Automotive*

- Extended Automotive Temperature Range (–40°C to +125°C Ambient)
- High Performance CHMOS EPROM
- Three 16-Bit Timer/Counters
- One-to-Three Level Program/Data Lock System
- 16K On-Chip EPROM/ROM
- 256 Bytes of On-Chip Data RAM
- Quick Pulse Programming Algorithm
- Boolean Processor
- 32 Programmable I/O Lines
- 7 Interrupt Sources
- Programmable Serial Channel with:
  - Framing Error Detection
  - Automatic Address Recognition
- TTL and CMOS Compatible Logic Levels
- 64K External Program Memory Space
- 64K External Data Memory Space
- MCS<sup>®</sup>-51 Compatible Instruction Set
- Power Saving Idle and Power Down Modes
- ONCE (On-Circuit Emulation) Mode
- RFI Reduction Mode
- Available in 12 MHz, 16 MHz and 20 MHz Versions
- Available in PLCC and DIP Packages  
(See Packaging Spec., Order #231369)

#### MEMORY ORGANIZATION

**PROGRAM MEMORY:** Up to 16 Kbytes of the program memory can reside in the on-chip EPROM. The device can also address up to 64K of program memory external to the chip.

**DATA MEMORY:** This microcontroller has a 256 x 8 on-chip RAM. In addition it can address up to 64 Kbytes of external data memory.

The Intel 87C54 is a single-chip control-oriented microcontroller which is fabricated on Intel's reliable CHMOS EPROM technology. Being a member of the MCS-51 family, the 87C54 uses the same powerful instruction set, has the same architecture, and is pin-for-pin compatible with the existing MCS-51 family of products. The 87C54 is an enhanced version of the 87C51FB. Its added features of 16 Kbytes of program memory make it an even more powerful microcontroller for applications that require High Speed I/O and up/down counting capabilities such as brake and traction control.

---

\*Other brands and names are the property of their respective owners.

Information in this document is provided in connection with Intel products. Intel assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of Intel products except as provided in Intel's Terms and Conditions of Sale for such products. Intel retains the right to make changes to these specifications at any time, without notice. Microcomputer Products may have minor variations to this specification known as errata.

COPYRIGHT © INTEL CORPORATION, 1995

February 1994

Order Number: 270849-004




Figure 1. 87C54 Block Diagram


## 87C54 PRODUCT OPTIONS

Intel's extended and automotive temperature range products are designed to meet the needs of those applications whose operating requirements exceed commercial standards.

With the commercial standard temperature range, operational characteristics are guaranteed over the temperature range of 0°C to +70°C ambient. With the extended temperature range option, operational

characteristics are guaranteed over the temperature range of -40°C to +85°C ambient. For the automotive temperature range option, operational characteristics are guaranteed over the temperature range of -40°C to +125°C ambient. The automotive, extended, and commercial temperature versions of the MCS-51 product families are available with or without burn-in options.

As shown in Figure 2 temperature, burn-in, and package options are identified by a one- or two-letter prefix to the part number.



**Figure 2. Package Options**

**Table 1. Temperature Options**

Temperature Classification	Temperature Designation	Operating Temperature °C Ambient	Burn-In Options
Extended	T	-40 to +85	Standard
	L	-40 to +85	Extended
Automotive	A	-40 to +125	Standard
	B	-40 to +125	Extended



PACKAGES

Part	Prefix	Package Type
87C54	AP	40-Pin Plastic DIP
87C54	AN	44-Pin PLCC




Figure 3. Pin Connections

PIN DESCRIPTIONS

V<sub>CC</sub>: Supply voltage.

V<sub>SS</sub>: Circuit ground.

V<sub>SS1</sub>: Secondary ground (in PLCC only). Provided to reduce ground bounce and improve power supply by-passing.

NOTE:

This pin is not a substitute for the V<sub>SS</sub> pin (pin 22).

Port 0: Port 0 is an 8-bit, open drain, bidirectional I/O port. As an output port each pin can sink several LS TTL inputs. Port 0 pins that have 1's written to them float, and in that state can be used as high-impedance inputs.

Port 0 is also the multiplexed low-order address and data bus during accesses to external Program and Data Memory. In this application it uses strong internal pullups when emitting 1's, and can source and sink several LS TTL inputs.

Port 0 also receives the code bytes during EPROM programming, and outputs the code bytes during program verification. External pullup resistors are required during program verification.

Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pullups. The Port 1 output buffers can drive LS TTL inputs. Port 1 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 1 pins that are externally pulled low will source current (I<sub>IL</sub>, on the data sheet) because of the internal pullups.

In addition, Port 1 serves the functions of the following special features of the 87C54:

Port Pin	Alternate Function
P1.0	T2 (External Count Input to Timer/Counter 2), Clock-Out
P1.1	T2EX (Timer/Counter 2 Capture/Reload Trigger and Direction Control)
P1.2	ECI (External Count Input to the PCA)
P1.3	CEX0 (External I/O for Compare/Capture Module 0)
P1.4	CEX1 (External I/O for Compare/Capture Module 1)
P1.5	CEX2 (External I/O for Compare/Capture Module 2)
P1.6	CEX3 (External I/O for Compare/Capture Module 3)
P1.7	CEX4 (External I/O for Compare/Capture Module 4)

Port 1 receives the low-order address bytes during EPROM programming and verifying.

Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pullups. The Port 2 output buffers can drive LS TTL inputs. Port 2 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 2 pins that are externally pulled low will source current (I<sub>IL</sub>, on the data sheet) because of the internal pullups.

ADVANCE INFORMATION

Port 2 emits the high-order address byte during fetches from external Program Memory and during accesses to external Data Memory that use 16-bit addresses (MOVX @DPTR). In this application it uses strong internal pullups when emitting 1's. During accesses to external Data Memory that use 8-bit addresses (MOVX @Ri), Port 2 emits the contents of the P2 Special Function Register.

Some Port 2 pins receive the high-order address bits during EPROM programming and program verification.

Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pullups. The Port 3 output buffers can drive LS TTL inputs. Port 3 pins that have 1's written to them are pulled high by the internal pullups, and in that state can be used as inputs. As inputs, Port 3 pins that are externally pulled low will source current ( $I_{IL}$ , on the data sheet) because of the pullups.

Port 3 also serves the functions of various special features of the MCS-51 Family, as listed below:

Port Pin	Alternate Function
P3.0	RXD (serial input port)
P3.1	TXD (serial output port)
P3.2	$\overline{INT0}$ (external interrupt 0)
P3.3	INT1 (external interrupt 1)
P3.4	T0 (Timer 0 external input)
P3.5	T1 (Timer 1 external input)
P3.6	$\overline{WR}$ (external data memory write strobe)
P3.7	$\overline{RD}$ (external data memory read strobe)

In addition, some Port 3 pins receive the high-order address bits and act as control signals during EPROM programming and programming verification.

RST: Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device. The port pins will be driven to their reset condition when a minimum  $V_{IH1}$  is applied, whether the oscillator is running or not. An internal pulldown resistor permits a power-on reset with only a capacitor connected to  $V_{CC}$ .

ALE: Address Latch Enable output pulse for latching the low byte of the address during accesses to external memory. This pin (ALE/PROG) is also the program pulse input during EPROM programming for the 87C54.

In normal operation ALE is emitted at a constant rate of  $\frac{1}{6}$  the oscillator frequency, and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external Data Memory.

Throughout the remainder of this data sheet, ALE will refer to the signal coming out of the ALE/PROG pin, and the pin will be referred to as the ALE/PROG pin.

$\overline{PSEN}$ : Program Store Enable is the read strobe to external Program Memory.

When the 87C54 is executing code from external Program Memory,  $\overline{PSEN}$  is activated twice each machine cycle, except that two  $\overline{PSEN}$  activations are skipped during each access to external Data Memory.

$\overline{EA}/V_{PP}$ : External Access enable.  $\overline{EA}$  must be strapped to VSS in order to enable the device to fetch code from external Program Memory locations 0000H to 0FFFFH. Note, however, that if any of the Lock bits are programmed,  $\overline{EA}$  will be internally latched on reset.

$\overline{EA}$  should be strapped to  $V_{CC}$  for internal program executions.


This pin also receives the programming supply voltage ( $V_{PP}$ ) during EPROM programming.

XTAL1: Input to the inverting oscillator amplifier.

XTAL2: Output from the inverting oscillator amplifier.

## OSCILLATOR CHARACTERISTICS


XTAL1 and XTAL2 are the input and output, respectively, of a inverting amplifier which can be configured for use as an on-chip oscillator, as shown in Figure 4. Either a quartz crystal or ceramic resonator may be used. More detailed information concerning the use of the on-chip oscillator is available in Application Note AP-155, "Oscillators for Microcontrollers."



**Figure 4. Oscillator Connections**

To drive the device from an external clock source, XTAL1 should be driven, while XTAL2 floats, as shown in Figure 5. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum high and low times specified on the data sheet must be observed.

An external oscillator may encounter as much as a 100 pF load at XTAL1 when it starts up. This is due to interaction between the amplifier and its feedback capacitance. Once the external signal meets the  $V_{IL}$  and  $V_{IH}$  specifications the capacitance will not exceed 20 pF.



**Figure 5. External Clock Drive Configuration**

## IDLE MODE

The user's software can invoke the Idle Mode. When the microcontroller is in this mode, power consumption is reduced. The Special Function Registers and the onboard RAM retain their values during Idle, but the processor stops executing instructions. Idle Mode will be exited if the chip is reset or if an enabled interrupt occurs.

## POWER DOWN MODE

To save even more power, a Power Down mode can be invoked by software. In this mode, the oscillator is stopped and the instruction that invoked Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the Power Down mode is terminated.

On the 87C54 either a hardware reset or an external interrupt can cause an exit from Power Down. Reset redefines all the SFRs but does not change the on-chip RAM. An external interrupt allows both the SFRs and on-chip RAM to retain their values.

To properly terminate Power down the reset or external interrupt should not be executed before  $V_{CC}$  is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize (normally less than 10 ms).

With an external interrupt, INT0 or INT1 must be enabled and configured as level-sensitive. Holding the pin low restarts the oscillator but bringing the pin back high completes the exit. (The oscillator must be allowed time to stabilize after start up, before this pin is released high.) Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put the device into Power Down.

## DESIGN CONSIDERATION

When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

## ONCE MODE

The ONCE (“On-Circuit Emulation”) Mode facilitates testing and debugging of systems using the 87C54 without the 87C54 having to be removed from the circuit. The ONCE Mode is invoked by:

- 1) Pull ALE low while the device is in reset and  $\overline{\text{PSEN}}$  is high;
- 2) Hold ALE low as RST is deactivated.

While the device is in ONCE Mode, the Port 0 pins float and the other port pins and ALE and  $\overline{\text{PSEN}}$  are weakly pulled high. The oscillator circuit remains active. While the 87C54 is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored when a normal reset is applied.

## RFI REDUCTION MODE

The RFI reduction feature can be used only if external program memory is not required since this mode disables the ALE pin during instruction code fetches. By writing a logical one to the LSB of the Auxiliary Register (address 08EH), the ALE is disabled for instruction code fetches and the output is weakly held high. When a logical zero is written, the ALE pin is enabled allowing it to generate the Address Latch Enable signal. This bit is cleared by reset. Once disabled, ALE remains disabled until it is reset by software or until a hardware reset occurs.

**Table 2. Status of the External Pins during Idle and Power Down**

Mode	Program Memory	ALE	$\overline{\text{PSEN}}$	PORT0	PORT1	PORT2	PORT3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power Down	Internal	0	0	Data	Data	Data	Data
Power Down	External	0	0	Float	Data	Data	Data

### NOTE:

For more detailed information on the reduced power modes refer to current Embedded Applications Handbook, and Application Note AP-252, “Designing with the 80C51BH.”

**ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$   
 Storage Temperature  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$   
 Voltage on EA/V<sub>PP</sub> Pin to V<sub>SS</sub>  $0\text{V}$  to  $+13.0\text{V}$   
 Voltage on Any Other Pin to V<sub>SS</sub>  $-0.5\text{V}$  to  $+6.5\text{V}$   
 I<sub>OL</sub> Per I/O Pin  $15\text{ mA}$   
 Power Dissipation  $1.5\text{W}$   
 (Based on package heat transfer limitations, not device power consumption)  
 Typical Junction Temperature  $+135^{\circ}\text{C}$   
 (Based on ambient temperature at  $+125^{\circ}\text{C}$ )  
 Typical Thermal Resistance Junction-to-Ambient ( $\theta_{JA}$ ):  
 PDIP  $45^{\circ}\text{C/W}$   
 PLCC  $46^{\circ}\text{C/W}$

NOTICE: This data sheet contains information on products in the sampling and initial production phases of development. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest data sheet before finalizing a design.

*\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

**ADVANCED INFORMATION—CONTACT INTEL FOR DESIGN-IN INFORMATION**

**DC CHARACTERISTICS:** ( $T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ;  $V_{CC} = 5\text{V} \pm 20\%$ ;  $V_{SS} = 0\text{V}$ )


Symbol	Parameter	Min	Typ (Note 4)	Max	Unit	Test Conditions
V <sub>IL</sub>	Input Low Voltage	$-0.5$		$0.2 V_{CC} - 0.1$	V	
V <sub>IL1</sub>	Input Low Voltage $\overline{\text{EA}}$	0		$0.2 V_{CC} - 0.3$	V	
V <sub>IH</sub>	Input High Voltage (Except XTAL1, RST, $\overline{\text{EA}}$ )	$0.2 V_{CC} + 0.9$		$V_{CC} + 0.5$	V	
V <sub>IH1</sub>	Input High Voltage (XTAL1, RST)	$0.7 V_{CC} + 0.1\text{V}$		$V_{CC} + 0.5$	V	
V <sub>OL</sub>	Output Low Voltage ( <b>Note 5</b> ) (Ports 1, 2 and 3)			0.3	V	I <sub>OL</sub> = 100 $\mu\text{A}$ (Note 1)
				0.45	V	I <sub>OL</sub> = 1.6 mA (Note 1)
				1.0	V	I <sub>OL</sub> = 3.5 mA (Note 1, 4)
V <sub>OL1</sub>	Output Low Voltage ( <b>Note 5</b> ) (Port 0, ALE, PSEN)			0.3	V	I <sub>OL</sub> = 200 $\mu\text{A}$ (Note 1)
				0.45	V	I <sub>OL</sub> = 3.2 mA (Note 1)
				1.0	V	I <sub>OL</sub> = 7.0 mA (Note 1, 4)
V <sub>OH</sub>	Output High Voltage (Ports 1, 2 and 3)	$V_{CC} - 0.3$			V	I <sub>OH</sub> = $-10\text{ }\mu\text{A}$
		$V_{CC} - 0.7$			V	I <sub>OH</sub> = $-30\text{ }\mu\text{A}$
		$V_{CC} - 1.5$			V	I <sub>OH</sub> = $-60\text{ }\mu\text{A}$
V <sub>OH1</sub>	Output High Voltage (Port 0 in External Bus Mode)	$V_{CC} - 0.5$			V	I <sub>OH</sub> = $-200\text{ }\mu\text{A}$
		$V_{CC} - 0.7$			V	I <sub>OH</sub> = $-3.2\text{ mA}$ (Note 4)
		$V_{CC} - 1.5$			V	I <sub>OH</sub> = $-7.0\text{ mA}$
I <sub>IL</sub>	Logical 0 Input Current (Ports 1, 2 and 3)			$-75$	$\mu\text{A}$	V <sub>IN</sub> = 0.45V
I <sub>LI</sub>	Input leakage Current (Port 0)			$\pm 10$	$\mu\text{A}$	V <sub>IL</sub> MAX < V <sub>IN</sub> < V <sub>CC</sub>
I <sub>TL</sub>	Logical 1 to 0 Transition Current (Ports 1, 2 and 3)			$-750$	$\mu\text{A}$	V <sub>IN</sub> = 2V
RRST	RST Pulldown Resistor	40		225	K $\Omega$	
CIO	Pin Capacitance		10		pF	@1 MHz, 25°C
I <sub>CC</sub>	Power Supply Current: Running at 16/20 MHz (Figure 5) Idle Mode at 16/20 MHz (Figure 5) Power Down Mode		20/25	28/33	mA	(Note 3)
			5	12/14	mA	
			15	100	$\mu\text{A}$	

**NOTES:**


1. Capacitive loading on Ports 0 and 2 may cause noise pulses to be superimposed on the  $V_{OL}$ s of ALE and Ports 1, 2 and 3. The noise is due to external bus capacitance discharging into the Port 0 and Port 2 pins when these pins make 1 to 0 transitions during bus operations. In applications where capacitance loading exceeds 100 pFs, the noise pulse on the ALE signal may exceed 0.8V. In these cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an Address Latch with a Schmitt Trigger Strobe input.
2. Capacitive loading on Ports 0 and 2 cause the  $V_{OH}$  on ALE and  $\overline{PSEN}$  to drop below the 0.9  $V_{CC}$  specification when the address lines are stabilizing.
3. See Figures 6–9 for test conditions. Minimum  $V_{CC}$  for Power Down is 2V.
4. Typicals are based on limited number of samples and are not guaranteed. The values listed are at room temperature and 5V.
5. Under steady state (non-transient) conditions,  $I_{OL}$  must be externally limited as follows:
 

Maximum $I_{OL}$ per port pin:	10mA
Maximum $I_{OL}$ per 8-bit port—	
Port 0:	26 mA
Ports 1, 2 and 3:	15 mA
Maximum total $I_{OL}$ for all output pins:	71 mA


If  $I_{OL}$  exceeds the test condition,  $V_{OL}$  may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.




**Figure 6.  $I_{CC}$  vs Frequency**




**Figure 7.  $I_{CC}$  Test Condition, Active Mode**



**Figure 8.  $I_{CC}$  Test Condition Idle Mode**



**Figure 9.  $I_{CC}$  Test Condition, Power Down Mode.  
 $V_{CC} = 2.0V$  to  $6.0V$ .**



**Figure 10. Clock Signal Waveform for  $I_{CC}$  Tests in Active and Idle Modes. TCLCH = TCHCL = 5 ns.**

## EXPLANATION OF THE AC SYMBOLS

Each timing symbol has 5 characters. The first character is always a 'T' (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

A: Address

C: Clock

D: Input Data

H: Logic level HIGH

I: Instruction (program memory contents)

L: Logic level LOW, or ALE

P:  $\overline{\text{PSEN}}$

Q: Output Data

R:  $\overline{\text{RD}}$  signal

T: Time

V: Valid

W:  $\overline{\text{WR}}$  signal

X: No longer a valid logic level

Z: Float

For example,

$T_{AVLL}$  = Time from Address Valid to ALE Low

$T_{LLPL}$  = Time from ALE Low to  $\overline{\text{PSEN}}$  Low

**AC CHARACTERISTICS** ( $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{CC} = 5V \pm 20\%$ ,  $V_{SS} = 0V$ , Load Capacitance for Port 0, ALE/PROG and  $\overline{\text{PSEN}} = 100\text{ pF}$ , Load Capacitance for All Other Outputs =  $80\text{ pF}$ )

## ADVANCED INFORMATION—CONTACT INTEL FOR DESIGN-IN INFORMATION

### EXTERNAL MEMORY CHARACTERISTICS

Symbol	Parameter	12 MHz Oscillator		Variable Oscillator		Units
				87C54/87C54-20		
		Min	Max	Min	Max	
1/T <sub>CLCL</sub>	Oscillator Frequency			3.5	16/20	MHz
T <sub>LHLL</sub>	ALE Pulse Width	127		2 T <sub>CLCL</sub> – 40		ns
T <sub>AVLL</sub>	Address Valid to ALE Low	43		T <sub>CLCL</sub> – 40		ns
T <sub>LLAX</sub>	Address Hold After ALE Low	53		T <sub>CLCL</sub> – 30		ns
T <sub>LLIV</sub>	ALE Low to Valid Instruction In		234		4 T <sub>CLCL</sub> – 100/ 4 T <sub>CLCL</sub> – 75*	ns
T <sub>LLPL</sub>	ALE Low to $\overline{\text{PSEN}}$ Low	53		T <sub>CLCL</sub> – 30		ns
T <sub>PLPH</sub>	$\overline{\text{PSEN}}$ Pulse Width	205		3 T <sub>CLCL</sub> – 45		ns
T <sub>PLIV</sub>	$\overline{\text{PSEN}}$ Low to Valid Instruction In		145		3 T <sub>CLCL</sub> – 105/ 3 T <sub>CLCL</sub> – 90*	ns
T <sub>PXIX</sub>	Input Instruction Hold After $\overline{\text{PSEN}}$	0		0		ns
T <sub>PXIZ</sub>	Input Instruction Float After $\overline{\text{PSEN}}$		59		T <sub>CLCL</sub> – 25/ T <sub>CLCL</sub> – 20*	ns
T <sub>AVIV</sub>	Address Valid to Valid Instruction In		312		5 T <sub>CLCL</sub> – 105	ns
T <sub>PLAZ</sub>	$\overline{\text{PSEN}}$ Low to Address Float		10		10	ns

**EXTERNAL MEMORY CHARACTERISTICS** (Continued)


Symbol	Parameter	12 MHz Oscillator		Variable Oscillator		Units
				87C54/87C54-20		
		Min	Max	Min	Max	
T <sub>RLRH</sub>	$\overline{RD}$ Pulse Width	400		6 T <sub>CLCL</sub> – 100		ns
T <sub>WLWH</sub>	$\overline{WR}$ Pulse Width	400		6 T <sub>CLCL</sub> – 100		ns
T <sub>RLDV</sub>	$\overline{RD}$ Low to Valid Data In		252		5 T <sub>CLCL</sub> – 165/ 5 T <sub>CLCL</sub> 95*	ns
T <sub>RHDX</sub>	Data Hold After $\overline{RD}$ High	0		0		ns
T <sub>RHDZ</sub>	Data Float After $\overline{RD}$ High		107		2 T <sub>CLCL</sub> – 60	ns
T <sub>LLDV</sub>	ALE Low to Valid Data In		517		8 T <sub>CLCL</sub> – 150/ 8 T <sub>CLCL</sub> – 90*	ns
T <sub>AVDV</sub>	Address Valid to Valid Data In		585		9 T <sub>CLCL</sub> – 165/ 9 T <sub>CLCL</sub> – 90*	ns
T <sub>LLWL</sub>	ALE Low to $\overline{RD}$ or $\overline{WR}$ Low	200	300	3 T <sub>CLCL</sub> – 50	3 T <sub>CLCL</sub> + 50	ns
T <sub>AVWL</sub>	Address Valid to $\overline{WR}$ Low	203		4 T <sub>CLCL</sub> – 130/ 4 T <sub>CLCL</sub> – 90*		ns
T <sub>QVWX</sub>	Data Valid before $\overline{WR}$ Low	33		T <sub>CLCL</sub> – 50/ T <sub>CLCL</sub> – 35*		ns
T <sub>WHQX</sub>	Data Hold after $\overline{WR}$ High	33		T <sub>CLCL</sub> – 50/ T <sub>CLCL</sub> – 40*		ns
T <sub>QVWH</sub>	Data Valid to $\overline{WR}$ High	433		7 T <sub>CLCL</sub> – 150/ 7 T <sub>CLCL</sub> – 70*		ns
T <sub>RLAZ</sub>	$\overline{RD}$ Low to Address Float		0		0	ns
T <sub>WHLH</sub>	$\overline{RD}$ or $\overline{WR}$ High to ALE High	43	123	T <sub>CLCL</sub> – 40	T <sub>CLCL</sub> + 40	ns

**NOTE:**


\*Timings specified for the 87C54-20 are valid at 20 MHz only. For timings below 20 MHz, use the 87C54 timings.




EXTERNAL PROGRAM MEMORY READ CYCLE



EXTERNAL DATA MEMORY READ CYCLE



EXTERNAL DATA MEMORY WRITE CYCLE




## SERIAL PORT TIMING—SHIFT REGISTER MODE

**Test Conditions:**  $T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ;  $V_{CC} = 5\text{V} \pm 20\%$ ;  $V_{SS} = 0\text{V}$ ; Load Capacitance = 80 pF

Symbol	Parameter	12 MHz Oscillator		Variable Oscillator		Units
		Min	Max	Min	Max	
$T_{XLXL}$	Serial Port Clock Cycle Time	1		$12T_{CLCL}$		$\mu\text{s}$
$T_{QVXH}$	Output Data Setup to Clock Rising Edge	700		$10T_{CLCL} - 133$		ns
$T_{XHGX}$	Output Data Hold after Clock Rising Edge	50		$2T_{CLCL} - 117$		ns
$T_{XHDX}$	Input Data Hold After Clock Rising Edge	0		0		ns
$T_{XHDV}$	Clock Rising Edge to Input Data Valid		700		$10T_{CLCL} - 133$	ns


## SHIFT REGISTER MODE TIMING WAVEFORMS



## EXTERNAL CLOCK DRIVE

Symbol	Parameter	Min	Max	Units
$1/T_{CLCL}$	Oscillator Frequency 87C54	3.5	16/20	MHz
$T_{CHCX}$	High Time	20		ns
$T_{CLCX}$	Low Time	20		ns
$T_{CLCH}$	Rise Time		20	ns
$T_{CHCL}$	Fall Time		20	ns

## EXTERNAL CLOCK DRIVE WAVEFORMS










**AC TESTING INPUT, OUTPUT WAVEFORMS****FLOAT WAVEFORMS****EPROM CHARACTERISTICS**

Table 3 shows the logic levels for programming the Program Memory, the Encryption Table and the Lock Bits and for reading the signature bytes.

**Table 3. EPROM Programming Modes**

Mode	RST	$\overline{PSEN}$	ALE/ PROG	$\overline{EA}/V_{PP}$	P2.6	P2.7	P3.3	P3.6	P3.7
Program Code Data	H	L		12.75V	L	H	H	H	H
Verify Code Data	H	L	H	H	L	L	L	H	H
Program Encryption Array Address 0-3FH	H	L		12.75V	L	H	H	L	H
Program Lock Bits	Bit 1	H	L		12.75V	H	H	H	H
	Bit 2	H	L		12.75V	H	H	H	L
	Bit 3	H	L		12.75V	H	L	H	L
Read Signature Byte	H	L	H	H	L	L	L	L	L

**DEFINITION OF TERMS**

**ADDRESS LINES:** P1.0–P1.7, P2.0–P2.5 respectively for A0–A13.

**DATA LINES:** P0.0–P0.7 for D0–D7.

**CONTROL SIGNALS:** RST,  $\overline{PSEN}$ , P2.6, P2.7, P3.3, P3.6, P3.7

**PROGRAM SIGNALS:** ALE/ $\overline{PROG}$ ,  $\overline{EA}/V_{PP}$

**PROGRAMMING THE EPROM**

To be programmed, the part must be running with a 4 MHz to 6 MHz oscillator. (The reason the oscillator needs to be running is that the internal bus is being used to transfer address and program data to appropriate internal EPROM locations.) The address of an EPROM location to be programmed is applied to Port 1 and pins P2.0–P2.5 of Port 2, while the code byte to be programmed into that location is applied to Port 0. The other Port 2 and 3 pins, RST,  $\overline{PSEN}$ , and  $\overline{EA}/V_{PP}$  should be held at the "Program" levels indicated in Table 3. ALE/ $\overline{PROG}$  is pulsed low to program the code byte into the addressed EPROM location. The setup is shown in Figure 11.

Normally  $\overline{EA}/V_{PP}$  is held at logic high until just before ALE/PROG is to be pulsed. Then  $\overline{EA}/V_{PP}$  is raised to  $V_{PP}$ , ALE/PROG is pulsed low, and then  $\overline{EA}/V_{PP}$  is returned to a valid high voltage. The voltage on the  $\overline{EA}/V_{PP}$  pin must be at the valid  $\overline{EA}/V_{PP}$  high level before a verify is attempted. Waveforms and detailed timing specifications are shown in later sections of this data sheet.

Note that the  $\overline{EA}/V_{PP}$  pin must not be allowed to go above the maximum specified  $V_{PP}$  level for any amount of time. Even a narrow glitch above that voltage level can cause permanent damage to the device. The  $V_{PP}$  source should be well regulated and free of glitches.




Figure 11. Programming the EPROM

### Quick Pulse Programming Algorithm

The 87C54 can be programmed using the Quick Pulse Programming Algorithm for microcontrollers. The features of the new programming method are a lower  $V_{PP}$  (12.75V as compared to 21V) and a shorter programming pulse. It is possible to program the entire 16K bytes of EPROM memory in less than 50 seconds with this algorithm!

To program the part using the new algorithm,  $V_{PP}$  must be 12.75V  $\pm$  0.25V. ALE/PROG is pulsed low for 100  $\mu$ s, 25 times as shown in Figure 12. Then, the byte just programmed may be verified. After programming, the entire array should be verified. The Program Lock features are programmed using the same method, but with the setup as shown in Table 3. The only difference in programming Program Lock features is that the Program Lock features cannot be directly verified. Instead, verification of programming is by observing that their features are enabled.

### Program Verification

If the Program Lock Bits have not been programmed, the on-chip Program Memory can be read out for verification purposes, if desired, either during or after the programming operation. The address of the Program Memory location to be read is applied to Port 1 and pins P2.0-P2.5. The other pins should be held at the "Verify" levels indicated in Table 3. The contents of the addressed locations will come out on Port 0. External pullups are required on Port 0 for this operation.

If the Encryption Array in the EPROM has been programmed, the data present at Port 0 will be Code Data XNOR Encryption Data. The user must know the Encryption Array contents to manually "decrypt" the data during verify.

The setup, which is shown in Figure 13, is the same as for programming the EPROM except that pin P2.7 is held at a logic low, or may be used as an active low read strobe.




Figure 12. PROG Waveforms




Figure 13. Verifying the EPROM

## PROGRAMMING ALGORITHM

Refer to Table 3 and Figures 11 and 14 for address, data, and control signals set up. To program the 87C54 the following sequence must be exercised.

1. Input the valid address on the address lines.
2. Input the appropriate data byte on the data lines.
3. Activate the correct combination of control signals.
4. Raise  $\overline{EA}/V_{PP}$  from  $V_{CC}$  to  $12.75V \pm 0.25V$ .
5. Pulse ALE/PROG 5 times for the EPROM array, and 25 times for the encryption table and the lock bits.

Repeat 1 through 5 changing the address and data for the entire array or until the end of the object file is reached.

## PROGRAM VERIFY

Program verify may be done after each byte or block of bytes is programmed. In either case a complete verify of programmed array will ensure reliable programming of the 87C54.

The lock bits cannot be directly verified. Verification of the lock bits is done by observing that their features are enabled. Refer to the EPROM Program Lock section in this data sheet.




Figure 14. Programming Signal's Waveforms



EPROM Program Lock

The 87C54 program lock system, when programmed, protect the onboard program against software piracy.

The 87C54 has a 3-level program lock system and a 64-byte encryption array. Since this is an EPROM device, all locations are user programmable. See Table 4.

Program Lock Bits

The 87C54 has 3 programmable lock bits that when programmed according to Table 4 will provide different levels of protection for the on-chip code and data. See Table 3.

Erasing the EPROM also erases the encryption array and the program lock bits, returning the part to full functionality.

Encryption Array

Within the EPROM array are 64 bytes of Encryption Array that are initially unprogrammed (all 1's). Every time that a byte is addressed during a verify, 6 ad-

dress lines are used to select a byte of the Encryption Array. This byte is then exclusive-NOR'ed (XNOR) with the code byte, creating an Encryption Verify byte. The algorithm, with the array in the unprogrammed state (all 1's), will return the code in it's original, unmodified form. For programming the Encryption Array, refer to Table 3 (EPROM Programming Modes).

Reading the Signature Bytes

The 87C54 has 3 signature bytes in locations 30H, 31H and 60H. To read these bytes follow the procedure for EPROM verify, but activate the control lines provided in Table 3 for Read Signature Byte.

Location	Contents 87C54
30H	89H
31H	58H
60H	54H

Table 4. Program Lock Bits and the Features

Program Lock Bits				Protection Type
	LB1	LB2	LB3	
1	U	U	U	No Program Lock features enabled. (Code verify will still be encrypted by the Encryption Array if programmed.)
2	P	U	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on Reset, and further programming of the EPROM is disabled.
3	P	P	U	Same as 2, also verify is disabled.
4	P	P	P	Same as 3, also external execution is disabled.

Any other combination of the lock bits is not defined.


## EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

( $T_A = 21^{\circ}\text{C}$  to  $27^{\circ}\text{C}$ ;  $V_{CC} = 5\text{V} \pm 20\%$ ;  $V_{SS} = 0\text{V}$ )

### ADVANCED INFORMATION—CONTACT INTEL FOR DESIGN-IN INFORMATION

Symbol	Parameter	Min	Max	Units
$V_{PP}$	Programming Supply Voltage	12.5	13.0	V
$I_{PP}$	Programming Supply Current		75	mA
$1/T_{CLCL}$	Oscillator Frequency	4	6	MHz
$T_{AVGL}$	Address Setup to $\overline{\text{PROG}}$ Low	$48T_{CLCL}$		
$T_{GHAX}$	Address Hold after $\overline{\text{PROG}}$	$48T_{CLCL}$		
$T_{DVGL}$	Data Setup to $\overline{\text{PROG}}$ Low	$48T_{CLCL}$		
$T_{GHDX}$	Data Hold after $\overline{\text{PROG}}$	$48T_{CLCL}$		
$T_{EHS}$	(Enable) High to $V_{PP}$	$48T_{CLCL}$		
$T_{SHGL}$	$V_{PP}$ Setup to $\overline{\text{PROG}}$ Low	10		$\mu\text{s}$
$T_{GHSL}$	$V_{PP}$ Hold after $\overline{\text{PROG}}$	10		$\mu\text{s}$
$T_{GLGH}$	$\overline{\text{PROG}}$ Width	90	110	$\mu\text{s}$
$T_{AVQV}$	Address to Data Valid		$48T_{CLCL}$	
$T_{ELQV}$	ENABLE Low to Data Valid		$48T_{CLCL}$	
$T_{EHQZ}$	Data Float after ENABLE	0	$48T_{CLCL}$	
$T_{GHGL}$	$\overline{\text{PROG}}$ High to $\overline{\text{PROG}}$ Low	10		$\mu\text{s}$

### EPROM PROGRAMMING AND VERIFICATION WAVEFORMS



## DATA SHEET REVISION HISTORY

The following are key differences between this data sheet and the -003 version of the data sheet.

1. The data sheet has been revised to include the 20 MHz 87C54. The title was changed from 87C54 to 87C54/87C54-20.
2. RST pin in Figure 3 has been changed to RESET pin.
3. Max  $I_{CC}$  has been corrected to reflect test program conditions.
4. Figure 6,  $I_{CC}$  vs. Frequency, has been changed to reflect new  $I_{CC}$  specifications.
5. 87C54-20 A.C. Timings have been added to the External Memory Characteristics Table.

The following are key differences between this data sheet and the -002 version of the data sheet.

1. "NC" pin labels changed to "Reserved" in Figure 3.
2. Capacitor value for ceramic resonators deleted in Figure 4.
3. Replaced A0–A15 with P1.0–P1.7, P2.0–P2.5 (EPROM programming and verification waveforms).
4. Replaced D0–D7 with P0 (EPROM programming and verification waveforms).

The following are the key differences between the -001 and the -002 versions of this data sheet.

1. The RST description has been modified to clarify the reset operation when the oscillator is not running.
2. Figure 4 (Oscillator Connections) has been changed for Ceramic Resonators.
3. A description of RFI Reduction Mode has been added.
4.  $V_{IL}$ ,  $I_{IL}$ ,  $I_{TL}$  and  $I_{CC}$  DC Characteristics have been revised.
5. AC and DC Characteristics are specified to  $\pm 10\%$   $V_{CC}$  revised from  $\pm 20\%$   $V_{CC}$ .