

Absolute Maximum Ratings ($T_A = 25^\circ\text{C}$)

V_+	Positive Supply Voltage	16.5V	I_{OUT}	Continuous Output Current	30mA
V_S	V_+ to V_- Supply Voltage33V	P_D	Maximum Power Dissipation	See Curves
V_{IN}	Voltage at any Input or Feedback	V_+ to V_-	T_A	Operating Temperature Range	-40°C to $+85^\circ\text{C}$
ΔV_{IN}	Difference between Pairs of Inputs or Feedback6V	T_S	Storage Temperature Range	-60°C to $+150^\circ\text{C}$
I_{IN}	Current into any Input, or Feedback Pin	4mA			

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

Open-Loop DC Electrical SpecificationsPower Supplies at $\pm 5\text{V}$, $T_A = 25^\circ\text{C}$, $R_L = 500\Omega$


PARAMETER	DESCRIPTION		MIN	TYP	MAX	UNITS
V_{DIFF}	Signal input differential input voltage	Clipping	1.8	2.0		V
		0.2% nonlinearity		1.3		V
V_{CM}	Common-mode range of V_{IN} ; $V_{DIFF} = 0$,	$V_S = \pm 5\text{V}$	± 2.0	± 2.8		V
		$V_S = \pm 15\text{V}$		± 12.8		V
V_{OS}	Input offset voltage			7	25	mV
$V_{OS, FB}$	Output offset voltage			8	25	mV
$V_G, 100\%$	Extrapolated voltage for 100% gain		1.9	2.1	2.2	V
$V_G, 0\%$	Extrapolated voltage for 0% gain		-0.16	-0.06	0.06	V
$V_G, 1\text{V}$	Gain at $V_{GAIN} = 1\text{V}$		0.95	1.05	1.15	V/V
I_B	Input bias current (all inputs)		-20	-9	0	μA
I_{OS}	Input offset current between V_{IN+} and V_{IN-} , Gain+ and Gain-, FB and Ref			0.2	4	μA
NL	Nonlinearity, V_{IN} between -1V and +1V, $V_G = 1\text{V}$			0.2	0.5	%
F_t	Signal feedthrough, $V_G = -1\text{V}$			-100	-70	dB
R_{IN}, V_{IN}	Input resistance, V_{IN}		100	230		$\text{k}\Omega$
R_{IN}, FB	Input resistance, FB		200	460		$\text{k}\Omega$
R_{IN}, R_{GAIN}	Input resistance, gain input		50	100		$\text{k}\Omega$
CMRR	Common-mode rejection ratio of V_{IN}		70	90		dB
PSRR	Power supply rejection ratio of $V_{OS}, FB, V_S = \pm 5\text{V}$ to $\pm 15\text{V}$		50	60		dB
V_O	Output voltage swing ($V_{IN} = 0$, V_{REF} varied)	$V_S = \pm 5\text{V}$	± 2.5	± 2.8		V
		$V_S = \pm 15\text{V}$	± 12.5	± 12.8		
I_{SC}	Output short-circuit current		40	85		mA
I_S	Supply current, $V_S = \pm 15\text{V}$			15.5	18	mA

Closed-Loop AC Electrical Specifications

Power supplies at $\pm 12\text{V}$, $T_A = 25^\circ\text{C}$. $R_L = 500\Omega$, $C_L = 15\text{pF}$, $V_G = 1\text{V}$

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNITS
BW, -3dB	-3dB small-signal bandwidth, signal input		70		MHz
BW, $\pm 0.1\text{dB}$	0.1dB flatness bandwidth, signal input		10		MHz
Peaking	Frequency response peaking		0.6		dB
BW, gain	-3dB small-signal bandwidth, gain input		70		MHz
SR	Slew rate, V_{OUT} between -2V and +2V, $R_F = R_G = 500\Omega$		400		V/ μs
V_N	Input referred noise voltage density		110		nV/ $\sqrt{\text{Hz}}$
dG	Differential gain error, Voffset between -0.7V and +0.7V		0.9		%
d θ	Differential phase error, Voffset between -0.7V and +0.7V		0.2		°


Test Circuit




Note: For typical performance curves, $R_F = 0$, $R_G = \infty$, $V_{GAIN} = 1\text{V}$, $R_L = 500\Omega$, and $C_L = 15\text{pF}$ unless otherwise noted.

Typical Performance Curves


**Frequency Response
for Various Feedback
Divider Ratios**




**Frequency Response
for Various R_L, C_L
 $V_S = \pm 5V$**




**Frequency Response
for Various R_L, C_L
 $V_S = \pm 15V$**




**Gain, -3dB Bandwidth,
and Peaking
vs Load Resistance**




**-3dB Bandwidth and Peaking
vs Supply Voltage**




**-3dB Bandwidth and Peaking
vs Die Temperature**




**Frequency Response for
Various Gain Settings**











**Slew Rate
vs Supply Voltage**




**Slew Rate
vs Die Temperature**



Typical Performance Curves (Continued)




Typical Performance Curves (Continued)



Applications Information

The EL4451 is a complete two-quadrant multiplier/gain control with 70MHz bandwidth. It has three sets of inputs; a differential signal input V_{IN} , a differential gain-controlling input V_{GAIN} , and another differential input which is used to

complete a feedback loop with the output. Here is a typical connection:



The gain of the feedback divider is:

$$H = R_G / (R_G + R_F)$$

The transfer function of the part is:

$$V_{OUT} = A_O \times ((V_{IN+}) - (V_{IN-})) \times ((V_{GAIN+}) - (V_{GAIN-})) + (V_{REF} - V_{FB})$$

V_{FB} is connected to V_{OUT} through a feedback network, so $V_{FB} = H \times V_{OUT}$. A_O is the open-loop gain of the amplifier, and is approximately 600. The large value of A_O drives:

$$((V_{IN+}) - (V_{IN-})) \times ((V_{GAIN+}) - (V_{GAIN-})) + (V_{REF} - V_{FB}) \rightarrow 0$$

Rearranging and substituting for V_{FB} :

$$V_{OUT} = (((V_{IN+}) - (V_{IN-})) \times ((V_{GAIN+}) - (V_{GAIN-})) + V_{REF}) / H$$

or

$$V_{OUT} = (V_{IN} \times V_{GAIN} + V_{REF}) / H$$

Thus the output is equal to the difference of the V_{IN} 's times the difference of V_{GAIN} 's and offset by V_{REF} , all gained up by the feedback divider ratio. The EL4451 is stable for a direct connection between V_{OUT} and FB, and the divider may be used for higher output gain, although with the traditional loss of bandwidth.

It is important to keep the feedback divider's impedance at the FB terminal low so that stray capacitance does not diminish the loop's phase margin. The pole caused by the parallel impedance of the feedback resistors and stray capacitance should be at least 150MHz; typical strays of 3pF thus require a feedback impedance of 360Ω or less. Alternatively, a small capacitor across R_F can be used to create more of a frequency-compensated divider. The value of the capacitor should scale with the parasitic capacitance at the FB input. It is also practical to place small capacitors across both the feedback and the gain resistors (whose values maintain the desired gain) to swamp out parasitics. For instance, two 10pF capacitors across equal divider resistors for a maximum gain of 4 will dominate parasitic effects and allow a higher divider resistance.

The REF pin can be used as the output's ground reference, for DC offsetting of the output, or it can be used to sum in another signal.

Gain-Control Characteristics

The quantity V_{GAIN} in the above equations is bounded as $0 \leq V_{GAIN} \leq 2$, even though the externally applied voltages exceed this range. Actually, the gain transfer function around 0 and 2V is "soft", that is, the gain does not clip abruptly below the 0%- V_{GAIN} voltage nor above the 100%- V_{GAIN} level. An overdrive of 0.3V must be applied to V_{GAIN} to obtain truly 0% or 100%. Because the 0%- or 100%- V_{GAIN} levels cannot be precisely determined, they are extrapolated from two points measured inside the slope of the gain

transfer curve. Generally, an applied V_{GAIN} range of -0.5V to +2.5V will assure the full numerical span of $0 \leq V_{GAIN} \leq 2$.

The gain control has a small-signal bandwidth equal to the V_{IN} channel bandwidth, and overload recovery resolves in about 20nsec.

Input Connections

The input transistors can be driven from resistive and capacitive sources, but are capable of oscillation when presented with an inductive input. It takes about 80nH of series inductance to make the inputs actually oscillate, equivalent to four inches of unshielded wiring or 6 of unterminated input transmission line. The oscillation has a characteristic frequency of 500MHz. Often placing one's finger (via a metal probe) or an oscilloscope probe on the input will kill the oscillation. Normal high-frequency construction obviates any such problems, where the input source is reasonably close to the input. If this is not possible, one can insert series resistors of around 51Ω to de-Q the inputs.

Signal Amplitudes

Signal input common-mode voltage must be between (V-)+3V and (V+)-3V to ensure linearity. Additionally, the differential voltage on any input stage must be limited to ±6V to prevent damage. The differential signal range is ±2V in the EL4451. The input range is substantially constant with temperature.

The Ground Pin

The ground pin draws only 6μA maximum DC current, and may be biased anywhere between (V-)+2.5V and (V+)-3.5V. The ground pin is connected to the IC's substrate and frequency compensation components. It serves as a shield within the IC and enhances input stage CMRR and feedthrough over frequency, and if connected to a potential other than ground, it must be bypassed.

Power Supplies

The EL4451 works with any supplies from ±3V to ±15V. The supplies may be of different voltages as long as the requirements of the ground pin are observed (see the Ground Pin section). The supplies should be bypassed close to the device with short leads. 4.7μF tantalum capacitors are very good, and no smaller bypasses need be placed in parallel. Capacitors as small as 0.01μF can be used if small load currents flow.

Single-polarity supplies, such as +12V with +5V can be used, where the ground pin is connected to +5V and V- to ground. The inputs and outputs will have to have their levels shifted above ground to accommodate the lack of negative supply.

The power dissipation of the EL4451 increases with power supply voltage, and this must be compatible with the

package chosen. This is a close estimate for the dissipation of a circuit:

$$P_D = 2 \times V_S \times I_{S, \max} + (V_S - V_O) \times V_O / R_{PAR}$$

where

$I_{S, \max}$ is the maximum supply current

V_S is the \pm supply voltage (assumed equal)

V_O is the output voltage

R_{PAR} is the parallel of all resistors loading the output

For instance, the EL4451 draws a maximum of 18mA. With light loading, $R_{PAR} \rightarrow \infty$ and the dissipation with $\pm 5V$ supplies is 180mW. The maximum supply voltage that the device can run on for a given P_D and other parameters is:

$$V_{S, \max} = (P_D + V_O^2 / R_{PAR}) / (2I_S + V_O / R_{PAR})$$

The maximum dissipation a package can offer is:

$$P_{D, \max} = (T_{J, \max} - T_{A, \max}) / \theta_{JA}$$

Where

$T_{J, \max}$ is the maximum die temperature, 150°C for reliability, less to retain optimum electrical performance

$T_{A, \max}$ is the ambient temperature, 70°C for commercial and 85°C for industrial range

θ_{JA} is the thermal resistance of the mounted package, obtained from data sheet dissipation curves

The more difficult case is the SO-14 package. With a maximum die temperature of 150°C and a maximum ambient temperature of 85°C, the 65°C temperature rise and package thermal resistance of 120°C/W gives a dissipation of 542mW at 85°C. This allows the full maximum operating supply voltage unloaded, but reduced if loaded.

Output Loading

The output stage of the EL4451 is very powerful. It typically can source 80mA and sink 120mA. Of course, this is too much current to sustain and the part will eventually be destroyed by excessive dissipation or by metal traces on the die opening. The metal traces are completely reliable while delivering the 30mA continuous output given in the Absolute Maximum Ratings table in this data sheet, or higher purely transient currents.

Gain changes only 0.2% from no load to 100Ω load. Heavy resistive loading will degrade frequency response and video distortion for loads < 100Ω.

Capacitive loads will cause peaking in the frequency response. If capacitive loads must be driven, a small-valued series resistor can be used to isolate it. 12Ω to 51Ω should suffice. A 22Ω series resistor will limit peaking to 2.5dB with even a 220pF load.

Leveling Circuits

Often a variable-gain control is used to normalize an input signal to a standard amplitude from a modest range of possible input amplitude. A good example is in video systems, where an unterminated cable will yield a twice-sized standard video amplitude, and an erroneously twice-terminated cable gives a 2/3-sized input.

Here is a $\pm 6dB$ range preamplifier:





FIGURE 1. LINEARIZED LEVELING AMPLIFIER

In this arrangement, the EL4451 outputs a mixture of the signal routed through the multiplier and the REF terminal. The multiplier port produces the most distortion and needs to handle a fraction of an oversized video input, whereas the REF port is just like an op-amp input summing into the output. Thus, for oversized inputs the gain will be decreased and the majority of the signal is routed through the linear REF terminal. For undersized inputs, the gain is increased and the multiplier's contribution added to the output.

Here are some component values for two designs:

ATTENUATION RATIO	R_F	R_G	R_1	R_2	R_3	-3dB BANDWIDTH
1.5	200Ω	400Ω	300Ω	100Ω	200Ω	47MHz
2	400Ω	400Ω	500Ω	100Ω	200Ω	28MHz



With the higher attenuation ratio, the multiplier sees a smaller input amplitude and distorts less, however the higher output gain reduces circuit bandwidth. As seen in the next curves, the peak differential gain error is 0.47% for the attenuation ratio of 1.5, but only 0.27% with the gain of 2 constants. To maintain bandwidth, an external op amp can be used instead of the $R_F - R_G$ divider to boost the EL4451's output by the attenuation ratio.

Sinewave Oscillators

Generating a stable, low distortion sinewave has long been a difficult task. Because a linear oscillator's output tends to grow or diminish continuously, either a clipping circuit or automatic gain control (AGC) is needed. Clipping circuits generate severe distortion which needs subsequent filtering, and AGCs can be complicated.

Here is the EL4451 used as an oscillator with simple AGC:




FIGURE 2. LOW-DISTORTION SINEWAVE OSCILLATOR


The oscillation frequency is set by the resonance of a series-tuned circuit, which may be an L-C combination or a crystal. At resonance, the series impedance of the tuned circuit drops and its phase lag is 0° , so the EL4451 needs a gain just over unity to sustain oscillation. The V_{GAIN-} terminal is initially at $-0.7V$ and the V_{GAIN+} terminal at about $+2.1V$, setting the maximum gain in the EL4451. At such high gain, the loop oscillates and output amplitude grows until D_1 rectifies more positive voltage at V_{GAIN-} , ultimately reducing gain until a stable $0.5V_{rms}$ output is produced.

Using a 2MHz crystal, output distortion was $-53dBc$, or 0.22%. Sideband modulation was only 14Hz wide at $-90dBc$, limited by the filter of the spectrum analyzer used.

The circuit works up to 30MHz. A parallel-tuned circuit can replace the 510Ω resistor and the 510Ω resistor moved in place of the series-tuned element to allow grounding of the tuned components.

Filters


The EL4451 can be connected to act as a voltage-variable integrator as shown:



EL4451 CONNECTED AS VARIABLE INTEGRATOR

The input RC cancels a zero produced by the output op-amp feedback connection at $\omega = 1/RC$. With the input RC connected $V_{OUT}/V_{IN} = 1/sRC$; without it $V_{OUT}/V_{IN} = (1 + sRC)/sRC$. This variable integrator may be used in networks such as the Bi-quad. In some applications the input RC may be omitted. If a negative gain is required, the V_{IN+} and V_{IN-} terminals can be exchanged.

A voltage-controlled equalizer and cable driver can be constructed so:



EQUALIZATION AND LINE DRIVER AMPLIFIER

The main signal path is via the REF pin. This ensures maximum signal linearity, while the multiplier input is used to allow a variable amount of frequency-shaped input from R_1 , R_2 , and C . For optimum linearity, the multiplier input is attenuated by R_1 and R_2 . This may not be necessary, depending on input signal amplitude, and R_1 might be set to 0. R_1 and R_2 should be set to provide sufficient peaking, depending on cable high-frequency losses, at maximum gain. R_F and R_G are chosen to provide the desired circuit gain, including backmatch resistor loss.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com