

## Triple, 560MHz, Low Power, Video Operational Amplifier

The HFA1305 is a triple, high speed, low power current feedback amplifier built with Intersil's proprietary complementary bipolar UHF-1 process.

These amplifiers deliver up to 560MHz bandwidth and 1700V/ $\mu$ s slew rate, on only 58mW of quiescent power. They are specifically designed to meet the performance, power, and cost requirements of high volume video applications. The excellent gain flatness and differential gain/phase performance make these amplifiers well suited for component or composite video applications. Video performance is maintained even when driving a double terminated cable ( $R_L = 150\Omega$ ), and degrades only slightly when driving two double terminated cables ( $R_L = 75\Omega$ ). RGB applications will benefit from the high slew rates, and high full power bandwidth.

The HFA1305 is a pin compatible, low power, high performance upgrade for the popular Intersil HA5013, and for the AD8073 and CLC5623, in  $\pm 5V$  applications.

## Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
HFA1305IB	-40 to 85	14 Ld SOIC	M14.15
HA5025EVAL	High Speed Op Amp DIP Evaluation Board		


## Features

- Low Supply Current . . . . . 5.8mA/Op Amp
- High Input Impedance . . . . . 1M $\Omega$
- Wide -3dB Bandwidth ( $A_V = +2$ ) . . . . . 560MHz
- Very Fast Slew Rate . . . . . 1700V/ $\mu$ s
- Gain Flatness (to 50MHz) . . . . .  $\pm 0.03$ dB
- Differential Gain . . . . . 0.02%
- Differential Phase . . . . . 0.03 Degrees
- All Hostile Crosstalk (5MHz) . . . . . -60dB
- Pin Compatible Upgrade to HA5013, AD8073 and CLC5623 in  $\pm 5V$  Supply Applications

## Applications

- Flash A/D Drivers
- Professional Video Processing
- Video Digitizing Boards/Systems
- Computer Video Plug-In Boards
- RGB Preamps
- Medical Imaging
- Hand Held and Miniaturized RF Equipment
- Battery Powered Communications
- High Speed Oscilloscopes and Analyzers

## Pinout





# HFA1305

## Electrical Specifications $V_{\text{SUPPLY}} = \pm 5\text{V}$ , $A_V = +1$ , $R_F = 510\Omega$ , $R_L = 100\Omega$ , Unless Otherwise Specified (Continued)

PARAMETER	TEST CONDITIONS	(NOTE 4) TEST LEVEL	TEMP. (°C)	HFA1305IB (SOIC)			UNITS
				MIN	TYP	MAX	
Inverting Input Bias Current Power Supply Sensitivity	$\Delta V_{\text{PS}} = \pm 1.8\text{V}$	A	25	-	2	5	$\mu\text{A/V}$
	$\Delta V_{\text{PS}} = \pm 1.8\text{V}$	A	85	-	4	8	$\mu\text{A/V}$
	$\Delta V_{\text{PS}} = \pm 1.2\text{V}$	A	-40	-	4	8	$\mu\text{A/V}$
Inverting Input Resistance		C	25	-	60	-	$\Omega$
Input Capacitance		B	25	-	1.4	-	pF
Input Voltage Common Mode Range (Implied by $V_{\text{IO}}$ CMRR, $+R_{\text{IN}}$ , and $-I_{\text{BIAS}}$ CMS Tests)		A	25, 85	$\pm 1.8$	$\pm 2.4$	-	V
		A	-40	$\pm 1.2$	$\pm 1.7$	-	V
Input Noise Voltage Density	$f = 100\text{kHz}$	B	25	-	3.5	-	$\text{nV}/\sqrt{\text{Hz}}$
Non-Inverting Input Noise Current Density	$f = 100\text{kHz}$	B	25	-	2.5	-	$\text{pA}/\sqrt{\text{Hz}}$
Inverting Input Noise Current Density	$f = 100\text{kHz}$	B	25	-	20	-	$\text{pA}/\sqrt{\text{Hz}}$
<b>TRANSFER CHARACTERISTICS</b>							
Open Loop Transimpedance Gain		C	25	-	500	-	$\text{k}\Omega$
<b>AC CHARACTERISTICS</b> (Note 3)							
-3dB Bandwidth ( $V_{\text{OUT}} = 0.2V_{\text{P-P}}$ , Notes 3, 5)	$A_V = +1$	B	25	-	375	-	MHz
	$A_V = -1$	B	25	-	420	-	MHz
	$A_V = +2$	B	25	-	560	-	MHz
Full Power Bandwidth ( $V_{\text{OUT}} = 5V_{\text{P-P}}$ , Notes 3, 5)	$A_V = +1$	B	25	-	160	-	MHz
	$A_V = -1$	B	25	-	260	-	MHz
	$A_V = +2$	B	25	-	165	-	MHz
Gain Flatness ( $V_{\text{OUT}} = 0.2V_{\text{P-P}}$ , Notes 3, 5)	$A_V = +1$ , To 25MHz	B	25	-	$\pm 0.03$	-	dB
	$A_V = +1$ , To 50MHz	B	25	-	$\pm 0.03$	-	dB
	$A_V = +1$ , To 100MHz	B	25	-	$\pm 0.07$	-	dB
	$A_V = -1$ , To 25MHz	B	25	-	$\pm 0.03$	-	dB
	$A_V = -1$ , To 50MHz	B	25	-	$\pm 0.04$	-	dB
	$A_V = +2$ , To 25MHz	B	25	-	$\pm 0.03$	-	dB
	$A_V = +2$ , To 50MHz	B	25	-	$\pm 0.03$	-	dB
	$A_V = +2$ , To 100MHz	B	25	-	$\pm 0.07$	-	dB
Minimum Stable Gain		A	Full	-	1	-	V/V
Crosstalk ( $A_V = +2$ , All Channels Hostile, Note 5)	5MHz	B	25	-	-60	-	dB
	10MHz	B	25	-	-56	-	dB
<b>OUTPUT CHARACTERISTICS</b> $A_V = +2$ (Note 3), Unless Otherwise Specified							
Output Voltage Swing (Note 5)	$A_V = -1$ , $R_L = 100\Omega$	A	25	$\pm 3$	$\pm 3.4$	-	V
		A	Full	$\pm 2.8$	$\pm 3$	-	V
Output Current (Note 5)	$A_V = -1$ , $R_L = 50\Omega$	A	25, 85	50	60	-	mA
		A	-40	28	42	-	mA
Output Short Circuit Current		B	25	-	90	-	mA
Closed Loop Output Impedance		B	25	-	0.2	-	$\Omega$

# HFA1305

## Electrical Specifications $V_{\text{SUPPLY}} = \pm 5\text{V}$ , $A_V = +1$ , $R_F = 510\Omega$ , $R_L = 100\Omega$ , Unless Otherwise Specified (Continued)

PARAMETER	TEST CONDITIONS	(NOTE 4) TEST LEVEL	TEMP. (°C)	HFA1305IB (SOIC)			UNITS
				MIN	TYP	MAX	
Second Harmonic Distortion ( $V_{\text{OUT}} = 2V_{\text{P-P}}$ , Note 5)	10MHz	B	25	-	-51	-	dBc
	20MHz	B	25	-	-46	-	dBc
Third Harmonic Distortion ( $V_{\text{OUT}} = 2V_{\text{P-P}}$ , Note 5)	10MHz	B	25	-	-63	-	dBc
	20MHz	B	25	-	-56	-	dBc
<b>TRANSIENT CHARACTERISTICS</b> $A_V = +2$ (Note 3), Unless Otherwise Specified							
Rise and Fall Times ( $V_{\text{OUT}} = 0.5V_{\text{P-P}}$ , Note 3)	$A_V = +1$	B	25	-	1.0	-	ns
	$A_V = +2$	B	25	-	0.8	-	ns
Overshoot ( $V_{\text{OUT}} = 0.5V_{\text{P-P}}$ , $V_{\text{IN}} t_{\text{RISE}} = 1\text{ns}$ , Notes 3, 6)	$A_V = +1$ , +OS	B	25	-	5	-	%
	$A_V = +1$ , -OS	B	25	-	11	-	%
	$A_V = -1$ , +OS	B	25	-	7	-	%
	$A_V = -1$ , -OS	B	25	-	8	-	%
	$A_V = +2$ , +OS	B	25	-	5	-	%
	$A_V = +2$ , -OS	B	25	-	10	-	%
Slew Rate ( $V_{\text{OUT}} = 5V_{\text{P-P}}$ at $A_V = +2$ , -1, $V_{\text{OUT}} = 4V_{\text{P-P}}$ , at $A_V = +1$ , Notes 3, 5)	$A_V = +1$ , +SR	B	25	-	1230	-	V/ $\mu\text{s}$
	$A_V = +1$ , -SR	B	25	-	1350	-	V/ $\mu\text{s}$
	$A_V = -1$ , +SR	B	25	-	2500	-	V/ $\mu\text{s}$
	$A_V = -1$ , -SR	B	25	-	1900	-	V/ $\mu\text{s}$
	$A_V = +2$ , +SR	B	25	-	1700	-	V/ $\mu\text{s}$
	$A_V = +2$ , -SR	B	25	-	1700	-	V/ $\mu\text{s}$
Settling Time ( $V_{\text{OUT}} = +2\text{V}$ to $0\text{V}$ Step, Note 5)	To 0.1%	B	25	-	23	-	ns
	To 0.05%	B	25	-	30	-	ns
	To 0.025%	B	25	-	37	-	ns
Overdrive Recovery Time	$V_{\text{IN}} = \pm 2\text{V}$	B	25	-	8.5	-	ns
<b>VIDEO CHARACTERISTICS</b> $A_V = +2$ (Note 3), Unless Otherwise Specified							
Differential Gain ( $f = 3.58\text{MHz}$ )	$R_L = 150\Omega$	B	25	-	0.02	-	%
	$R_L = 75\Omega$	B	25	-	0.03	-	%
Differential Phase ( $f = 3.58\text{MHz}$ )	$R_L = 150\Omega$	B	25	-	0.03	-	Degrees
	$R_L = 75\Omega$	B	25	-	0.06	-	Degrees
<b>POWER SUPPLY CHARACTERISTICS</b>							
Power Supply Range		C	25	$\pm 4.5$	-	$\pm 5.5$	V
Power Supply Current (Note 5)		A	25	-	5.8	6.1	mA/Op Amp
		A	Full	-	5.9	6.3	mA/Op Amp

### NOTES:

- The optimum feedback resistor depends on closed loop gain and package type. The following resistors were used for the SOIC characterization:  $A_V = -1$ ,  $R_F = 360\Omega$ ;  $A_V = +2$ ,  $R_F = 510\Omega$ ;  $A_V = +1$ ,  $R_F = 464\Omega$ ,  $+R_S = 649\Omega$ . See the Application Information section for more information.
- Test Level: A. Production Tested; B. Typical or Guaranteed Limit Based on Characterization; C. Design Typical for Information Only.
- See Typical Performance Curves for more information.
- Undershoot dominates for output signal swings below GND (e.g.,  $2V_{\text{P-P}}$ ), yielding a higher overshoot limit compared to the  $V_{\text{OUT}} = 0\text{V}$  to  $2\text{V}$  condition. See the "Application Information" section for details.

## Application Information

### Optimum Feedback Resistor

Although a current feedback amplifier's bandwidth dependency on closed loop gain isn't as severe as that of a voltage feedback amplifier, there can be an appreciable decrease in bandwidth at higher gains. This decrease may be minimized by taking advantage of the current feedback amplifier's unique relationship between bandwidth and  $R_F$ . All current feedback amplifiers require a feedback resistor, even for unity gain applications, and  $R_F$ , in conjunction with the internal compensation capacitor, sets the dominant pole of the frequency response. Thus, the amplifier's bandwidth is inversely proportional to  $R_F$ . The HFA1305 design is optimized for  $R_F = 510\Omega$  (SOIC) at a gain of +2. Decreasing  $R_F$  decreases stability, resulting in excessive peaking and overshoot (Note: Capacitive feedback causes the same problems due to the feedback impedance decrease at higher frequencies). However, at higher gains the amplifier is more stable so  $R_F$  can be decreased in a trade-off of stability for bandwidth.

The table below lists recommended RF values for various gains, and the expected bandwidth. For good channel-to-channel gain matching, it is recommended that all resistors (termination as well as gain setting) be  $\pm 1\%$  tolerance or better.

TABLE 1. OPTIMUM FEEDBACK RESISTOR

GAIN (A <sub>CL</sub> )	R <sub>F</sub> (Ω) SOIC	BANDWIDTH (MHz) SOIC
-1	360	420
+1	464 (+R <sub>S</sub> = 649)	375
+2	510	560
+5	200	330
+10	180	140

### Non-Inverting Input Source Impedance

For best operation, the DC source impedance seen by the non-inverting input should be  $\geq 50\Omega$ . This is especially important in inverting gain configurations where the non-inverting input would normally be connected directly to GND.

### Pulse Undershoot

The HFA1305 utilizes a quasi-complementary output stage to achieve high output current while minimizing quiescent supply current. In this approach, a composite device replaces the traditional PNP pulldown transistor. The composite device switches modes after crossing 0V, resulting in added distortion for signals swinging below ground, and an increased undershoot on the negative portion of the output waveform (see Figure 6 and Figure 9). This undershoot isn't present for small bipolar signals, or large positive signals (see Figures 4, 7, 10 and Figures 5, 8).

## PC Board Layout

The frequency response of this amplifier depends greatly on the amount of care taken in designing the PC board. **The use of low inductance components such as chip resistors and chip capacitors is strongly recommended, while a solid ground plane is a must!**

Attention should be given to decoupling the power supplies. A large value (10 $\mu$ F) tantalum in parallel with a small value (0.1 $\mu$ F) chip capacitor works well in most cases.

Terminated microstrip signal lines are recommended at the input and output of the device. Capacitance, parasitic or planned, connected to the output must be minimized, or isolated as discussed in the next section.

Care must also be taken to minimize the capacitance to ground seen by the amplifier's inverting input (-IN). The larger this capacitance, the worse the gain peaking, resulting in pulse overshoot and eventual instability. To reduce this capacitance the designer should remove the ground plane under traces connected to -IN, and keep connections to -IN as short as possible.

An example of a good high frequency layout is the Evaluation Board shown in Figure 3.

### Driving Capacitive Loads

Capacitive loads, such as an A/D input, or an improperly terminated transmission line will degrade the amplifier's phase margin resulting in frequency response peaking and possible oscillations. In most cases, the oscillation can be avoided by placing a resistor ( $R_S$ ) in series with the output prior to the capacitance.

Figure 1 details starting points for the selection of this resistor. The points on the curve indicate the  $R_S$  and  $C_L$  combinations for the optimum bandwidth, stability, and settling time, but experimental fine tuning is recommended. Picking a point above or to the right of the curve yields an overdamped response, while points below or left of the curve indicate areas of underdamped performance.

$R_S$  and  $C_L$  form a low pass network at the output, thus limiting system bandwidth well below the amplifier bandwidth of 560MHz. By decreasing  $R_S$  as  $C_L$  increases (as illustrated in the curve), the maximum bandwidth is obtained without sacrificing stability. In spite of this, bandwidth still decreases as the load capacitance increases.




FIGURE 1. RECOMMENDED SERIES OUTPUT RESISTOR vs LOAD CAPACITANCE

### Evaluation Board

The performance of the HFA1305IB (SOIC) may be evaluated using the HA5025 Evaluation Board and a SOIC to DIP adaptor like the Aries 14-350000-10 part.

The schematic for amplifier 1 and the board layout are shown in Figure 2 and Figure 3. Resistors  $R_F$ ,  $R_G$  and  $R_S$  may require a change to values applicable to the HFA1305.

To order evaluation boards (part number HA5025EVAL), please contact your local sales office.





FIGURE 2. EVALUATION BOARD SCHEMATIC

TOP LAYOUT



BOTTOM LAYOUT




FIGURE 3. EVALUATION BOARD LAYOUT

**Typical Performance Curves**

$V_{\text{SUPPLY}} = \pm 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ ,  $R_F = \text{Value From the Optimum Feedback Resistor Table}$ ,  $R_L = 100\Omega$ , Unless Otherwise Specified




FIGURE 4. SMALL SIGNAL PULSE RESPONSE




FIGURE 5. LARGE SIGNAL PULSE RESPONSE




FIGURE 6. LARGE SIGNAL PULSE RESPONSE




FIGURE 7. SMALL SIGNAL PULSE RESPONSE




FIGURE 8. LARGE SIGNAL PULSE RESPONSE




FIGURE 9. LARGE SIGNAL PULSE RESPONSE

## Typical Performance Curves

$V_{\text{SUPPLY}} = \pm 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ ,  $R_F = \text{Value From the Optimum Feedback Resistor Table}$ ,  $R_L = 100\Omega$ , Unless Otherwise Specified (Continued)




FIGURE 10. SMALL SIGNAL PULSE RESPONSE




FIGURE 11. LARGE SIGNAL PULSE RESPONSE




FIGURE 12. FREQUENCY RESPONSE




FIGURE 13. FREQUENCY RESPONSE vs FEEDBACK RESISTOR




FIGURE 14. GAIN FLATNESS




FIGURE 15. GAIN FLATNESS vs FEEDBACK RESISTOR



**Typical Performance Curves**

$V_{\text{SUPPLY}} = \pm 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ ,  $R_F =$  Value From the Optimum Feedback Resistor Table,  $R_L = 100\Omega$ , Unless Otherwise Specified (Continued)




FIGURE 16. 2nd HARMONIC DISTORTION vs TEMPERATURE




FIGURE 17. 3rd HARMONIC DISTORTION vs TEMPERATURE




FIGURE 18. OUTPUT VOLTAGE vs TEMPERATURE




FIGURE 19. SUPPLY CURRENT vs SUPPLY VOLTAGE




FIGURE 20. SETTLING RESPONSE




FIGURE 21. ALL HOSTILE CROSSTALK

**Die Characteristics**

## HFA1305

### DIE DIMENSIONS:

79 mils x 118 mils x 19 mils  
2000µm x 3000µm x 483µm

### METALLIZATION:

Type: Metal 1: AlCu(2%)/TiW  
Thickness: Metal 1:  $8\text{k}\text{\AA} \pm 0.4\text{k}\text{\AA}$   
Type: Metal 2: AlCu(2%)  
Thickness: Metal 2:  $16\text{k}\text{\AA} \pm 0.8\text{k}\text{\AA}$

### SUBSTRATE POTENTIAL (POWERED UP):

Floating (Recommend Connection to V-)


### PASSIVATION:

Type: Nitride  
Thickness:  $4\text{k}\text{\AA} \pm 0.5\text{k}\text{\AA}$


### TRANSISTOR COUNT:

240

### Metallization Mask Layout



## Small Outline Plastic Packages (SOIC)



### NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. "L" is the length of terminal for soldering to a substrate.
7. "N" is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

### M14.15 (JEDEC MS-012-AB ISSUE C) 14 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.0532	0.0688	1.35	1.75	-
A1	0.0040	0.0098	0.10	0.25	-
B	0.013	0.020	0.33	0.51	9
C	0.0075	0.0098	0.19	0.25	-
D	0.3367	0.3444	8.55	8.75	3
E	0.1497	0.1574	3.80	4.00	4
e	0.050 BSC		1.27 BSC		-
H	0.2284	0.2440	5.80	6.20	-
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
N	14		14		7
α	0°	8°	0°	8°	-

Rev. 0 12/93

All Intersil semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

*Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*

For information regarding Intersil Corporation and its products, see web site **www.intersil.com**

### **Sales Office Headquarters**

#### **NORTH AMERICA**

Intersil Corporation  
P. O. Box 883, Mail Stop 53-204  
Melbourne, FL 32902  
TEL: (321) 724-7000  
FAX: (321) 724-7240

#### **EUROPE**

Intersil SA  
Mercure Center  
100, Rue de la Fusee  
1130 Brussels, Belgium  
TEL: (32) 2.724.2111  
FAX: (32) 2.724.22.05

#### **ASIA**

Intersil (Taiwan) Ltd.  
7F-6, No. 101 Fu Hsing North Road  
Taipei, Taiwan  
Republic of China  
TEL: (886) 2 2716 9310  
FAX: (886) 2 2715 3029