

# Isolated Flyback Switching Regulator

## FEATURES

- No Transformer “Third Winding” or Optoisolator Required
- $\pm 5\%$  Accurate Output Voltage Without User Trims (See Circuit Below)
- Resistor Programmable Output Voltage
- Regulation Maintained Well Into Discontinuous Mode (Light Load)
- Optional Load Compensation
- Operating Frequency: 285kHz
- Easily Synchronized to External Clock
- Available in 16-Pin Narrow SO Package

## APPLICATIONS

- Isolated Flyback Switching Regulators
- Ethernet Isolated 5V to  $-9\text{V}$  Converters
- Medical Instruments
- Isolated Telecom Supplies

## DESCRIPTION

The LT<sup>®</sup>1425 is a monolithic high power switching regulator specifically designed for the isolated flyback topology. No “third winding” or optoisolator is required; the integrated circuit senses the isolated output voltage directly from the primary side flyback waveform. A high current, high efficiency switch is included on the die along with all oscillator, control and protection circuitry.


The LT1425 operates with input supply voltages from 3V to 20V and draws only 7mA quiescent current. It can deliver output power up to 6W with no external power devices. By utilizing current mode switching techniques, it provides excellent AC and DC line regulation.

The LT1425 has a number of features not found on other switching regulator ICs. Its unique control circuitry can maintain regulation well into discontinuous mode in most applications. Optional load compensation circuitry allows for improved load regulation. An externally activated shut-down mode reduces total supply current to 15 $\mu\text{A}$  for standby operation.


LT, LTC and LT are registered trademarks of Linear Technology Corporation.

## TYPICAL APPLICATION

5V to Isolated  $-9\text{V}_{\text{OUT}}$



Load Regulation



1425 TA02

## ABSOLUTE MAXIMUM RATINGS

(Note 1)

Supply Voltage .....	20V
Switch Voltage .....	35V
SHDN, SYNC Pin Voltage .....	7V
$R_{FB}$ Pin Current .....	2mA
Operating Junction Temperature Range	
Commercial .....	0°C to 100°C
Industrial .....	–40°C to 100°C
Storage Temperature Range .....	–65°C to 150°C
Lead Temperature (Soldering, 10 sec) .....	300°C

## PACKAGE/ORDER INFORMATION

<p>S PACKAGE 16-LEAD PLASTIC SO <math>T_{JMAX} = 145^{\circ}\text{C}</math>, <math>\theta_{JA} = 75^{\circ}\text{C/W}</math></p>	ORDER PART NUMBER
	LT1425CS LT1425IS

Consult factory for Military grade parts.

## ELECTRICAL CHARACTERISTICS $V_{IN} = 5V$ , $T_J = 25^{\circ}\text{C}$ , $V_{SW}$ open, $V_C = 1.4V$ , unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Feedback Amplifier							
I <sub>REF</sub>	Reference Current	Measured at R <sub>FB</sub> Pin with R <sub>REF</sub> = 3.000k	●	402 396	408	414 420	μA μA
I <sub>IN</sub>	R <sub>REF</sub> Pin Input Current			500			nA
g <sub>m</sub>	Feedback Amplifier Transconductance	ΔI <sub>C</sub> = ±10μA (Note 2)	●	400	1000	1600	μmho
I <sub>SOURCE</sub> , I <sub>SINK</sub>	Feedback Amplifier Source or Sink Current		●	30	50	80	μA
V <sub>CL</sub>	Feedback Amplifier Clamp Voltage			1.9			V
	Reference Voltage/Current Line Regulation	5V ≤ V <sub>IN</sub> ≤ 18V	●		0.01	0.04	%/V
	Voltage Gain	(Note 3)		500			V/V
	V <sub>IN</sub> Sense Error		●		10	25	mV
Output Switch							
BV	Output Switch Breakdown Voltage	I <sub>C</sub> = 5mA	●	35	50		V
V(V <sub>SW</sub> )	Output Switch ON Voltage	I <sub>SW</sub> = 1A	●		0.55	0.85	V
I <sub>LIM</sub>	Switch Current Limit	Duty Cycle = 50%, 0°C ≤ T <sub>J</sub> ≤ 100°C	●	1.35	1.60	1.9	A
		Duty Cycle = 50%, −40°C ≤ T <sub>J</sub> ≤ 100°C	●	1.25	1.60	1.9	A
		Duty Cycle = 80%			1.30		A
Current Amplifier							
	Control Pin Threshold	Duty Cycle = Minimum	●	0.95 0.85	1.2	1.3 1.4	V V
	Control Voltage to Switch Transconductance			2			A/V
Timing							
f	Switching Frequency		●	260 240	285	300 320	kHz kHz
t <sub>ON</sub>	Minimum Switch ON Time			170	210	260	ns
t <sub>ED</sub>	Flyback Enable Delay Time			150			ns
t <sub>EN</sub>	Minimum Flyback Enable Time			180			ns
	Maximum Switch Duty Cycle		●	85	90	95	%

# ELECTRICAL CHARACTERISTICS $V_{IN} = 5V$ , $T_J = 25^\circ C$ , $V_{SW}$ Open, $V_C = 1.4V$ , unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
<b>Load Compensation</b>						
	$\Delta V_{RCCOMP}/\Delta I_{SW}$			0.45		$\Omega$
<b>SYNC Function</b>						
	Minimum SYNC Amplitude		●	1.5	2.2	V
	Synchronization Range		320		450	kHz
	SYNC Pin Input Resistance			40		k $\Omega$
<b>Power Supply</b>						
$V_{IN(MIN)}$	Minimum Input Voltage		●	2.8	3.1	V
$I_{CC}$	Supply Current		●	7.0	9.5	mA
	Shutdown Mode Supply Current		●	15	40	$\mu A$
	Shutdown Mode Threshold		●	0.4	0.9	V


The ● denotes the specifications which apply over the full operating temperature range.

**Note 1:** Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.


**Note 2:** Feedback amplifier transconductance is  $R_{REF}$  referred.

**Note 3:** Voltage gain is  $R_{REF}$  referred.


## TYPICAL PERFORMANCE CHARACTERISTICS



1425 G01




1425 G02




1425 G03

# TYPICAL PERFORMANCE CHARACTERISTICS


**Feedback Amplifier Output Current vs  $R_{REF}$  Pin Voltage**




**Error Amplifier Transconductance vs Temperature ( $R_{REF}$  Referred)**




**$V_C$  Pin Threshold and High Clamp Voltage vs Temperature**




**Switching Frequency vs Temperature**




**Minimum Synchronization Voltage vs Temperature**




**$\overline{SHDN}$  Pin Input Current vs Voltage**




**Minimum Switch ON Time vs Temperature**



**Flyback Enable Delay Time vs Temperature**



**Minimum Flyback Enable Time vs Temperature**



## PIN FUNCTIONS

**GND (Pins 1, 8, 9, 16):** Ground. These pins connect to the substrate of the die and are separate from the power ground and signal ground. They should connect directly to a good quality ground plane.

**R<sub>FB</sub> (Pin 3):** Input Pin for External “Feedback” Resistor Connected to Transformer Primary ( $V_{SW}$ ). The ratio of this resistor to the  $R_{REF}$  resistor, times the internal bandgap ( $V_{BG}$ ) reference, is the primary determinant of the output voltage (plus the effect of any nonunity transformer turns ratio). The average current through this resistor during the flyback period should be approximately 400 $\mu$ A. See Applications Information for more details.

**V<sub>C</sub> (Pin 4):** Control Voltage. This pin is the output of the feedback amplifier and the input of the current comparator. Frequency compensation of the overall loop is effected by placing a capacitor between this node and ground.

**R<sub>REF</sub> (Pin 5):** Input Pin for External Ground-Referred “Reference” Resistor. This resistor should be in the range of 3k, but for convenience, need not be this value precisely. See Applications Information for more details.

**SYNC (Pin 6):** Pin to Synchronize Internal Oscillator to External Frequency Reference. It is directly logic compatible and can be driven with any signal between 10% and 90% duty cycle. If unused, this pin can be left floating; however, for best noise immunity the pin should be grounded.

**SGND (Pin 7):** Signal Ground. This pin is a clean ground. The internal reference and feedback amplifier are referred to it. Keep the ground path connection to  $R_{REF}$  and the  $V_C$  compensation capacitor free of large ground currents.

**PGND (Pin 10):** Power Ground. This pin is the emitter of the power switch device and has large currents flowing through it. It should be connected directly to a good quality ground plane.

**V<sub>SW</sub> (Pin 11):** This is the collector node of the output switch and has large currents flowing through it. Keep the traces to the switching components as short as possible to minimize electromagnetic radiation and voltage spikes.


**V<sub>IN</sub> (Pin 12):** Supply Voltage. Bypass input supply pin with 10 $\mu$ F or more. The part goes into undervoltage lockout when  $V_{IN}$  drops below 2.8V. Undervoltage lockout stops switching and pulls the  $V_C$  pin low.

**R<sub>CCOMP</sub> (Pin 13):** Pin for the External Filter Capacitor for Load Compensation Function. A common 0.1 $\mu$ F ceramic capacitor will suffice for most applications. See Applications Information for further details.


**R<sub>OCOMP</sub> (Pin 14):** Input Pin for Optional External Load Compensation Resistor. Use of this pin allows nominal compensation for nonzero output impedance in the power transformer secondary circuit, including secondary winding impedance, output Schottky diode impedance and output capacitor ESR. In less demanding applications this resistor is not needed. See Applications Information for more details.

**SHDN (Pin 15):** Shutdown. This pin is used to turn off the regulator and reduce  $V_{IN}$  input current to a few tens of microamperes. The  $\overline{SHDN}$  pin can be left floating when unused.


## BLOCK DIAGRAM



## FLYBACK ERROR AMPLIFIER DIAGRAM



## TIMING DIAGRAM



## OPERATION

The LT1425 is a current mode switching regulator IC that has been designed specifically for the isolated flyback topology. The special problem normally encountered in such circuits is that information relating to the output voltage on the isolated secondary side of the transformer must be communicated to the primary side in order to maintain regulation. Historically, this has been done with optoisolators or extra transformer windings. Optoisolator circuits waste output power and the extra components they require increase the cost and physical volume of the power supply. Optoisolators can also exhibit trouble due to limited dynamic response (temporal), nonlinearity, unit-to-unit variation and aging over life. Circuits employing extra transformer windings also exhibit deficiencies. The extra winding adds to the transformer's physical size and cost. Dynamic response is often mediocre. There is usually no method for maintaining load regulation versus load.

The LT1425 derives its information about the isolated output voltage by examining the primary side flyback pulse waveform. In this manner no optoisolator nor extra transformer winding is required. This IC is a quantum improvement over previous approaches because: target output voltage is directly resistor-programmable, regulation is maintained well into discontinuous mode and optional load compensation is available.

The Block Diagram shows an overall view of the system. Many of the blocks are similar to those found in traditional designs including: internal bias regulator, oscillator, logic, current amplifier and comparator, driver and output switch. The novel sections include a special flyback error amplifier and a load compensation mechanism. Also, due to the special dynamic requirements of flyback control, the logic system contains additional functionality not found in conventional designs.

## OPERATION

Within the dashed lines in the Block Diagram can be found the  $R_{REF}$ ,  $R_{FB}$  and  $R_{OCOMP}$  resistors. They are external resistors on the user-programmable LT1425. The capacitor connected to the  $R_{CCOMP}$  pin is also external.

The LT1425 operates much the same as traditional current mode switchers, the major difference being a different type of error amplifier which derives its feedback information from the flyback pulse. Due to space constraints, this discussion will not reiterate the basics of current mode switcher/controllers and isolated flyback converters. A good source of information on these topics is LTC's Application Note 19.

### ERROR AMPLIFIER—PSEUDO DC THEORY

Please refer to the simplified diagram of the Flyback Error Amplifier. Operation is as follows: when output switch Q4 turns off, its collector voltage rises above the  $V_{IN}$  rail. The amplitude of this flyback pulse, i.e., the difference between it and  $V_{IN}$ , is given as:

$$V_{FLBK} = \frac{V_{OUT} + V_F + (I_{SEC})(ESR)}{N_{SP}}$$

$V_F$  = D1 forward voltage

$I_{SEC}$  = Transformer secondary current

$ESR$  = Total impedance of secondary circuit

$N_{SP}$  = Transformer effective secondary-to-primary turns ratio

The flyback voltage is then converted to a current by the action of  $R_{FB}$  and Q1. Nearly all of this current flows through resistor  $R_{REF}$  to form a ground-referred voltage. This is then compared to the internal bandgap reference by the differential transistor pair Q2/Q3. The collector current from Q2 is mirrored around and subtracted from fixed current source  $I_{FXD}$  at the  $V_C$  pin. An external capacitor integrates this net current to provide the control voltage to set the current mode trip point.

The relatively high gain in the overall loop will then cause the voltage at the  $R_{REF}$  resistor to be nearly equal to the bandgap reference  $V_{BG}$ . ( $V_{BG}$  is not present in final output voltage setting equation. See Applications Information section.) The relationship between  $V_{FLBK}$  and  $V_{BG}$  may then be expressed as:

$$\alpha \frac{V_{FLBK}}{R_{FB}} = \frac{V_{BG}}{R_{REF}} \text{ or,}$$

$$V_{FLBK} = V_{BG} \left( \frac{R_{FB}}{R_{REF}} \right) \left( \frac{1}{\alpha} \right)$$

$\alpha$  = Ratio of Q1  $I_C$  to  $I_E$

$V_{BG}$  = Internal bandgap reference

Combination with the previous  $V_{FLBK}$  expression yields an expression for  $V_{OUT}$ , in terms of the internal reference, programming resistors, transformer turns ratio and diode forward voltage drop:

$$V_{OUT} = V_{BG} \left( \frac{R_{FB}}{R_{REF}} \right) \left( \frac{N_{SP}}{\alpha} \right) - V_F - I_{SEC} (ESR)$$

Additionally, it includes the effect of nonzero secondary output impedance. See Load Compensation for details. The practical aspects of applying this equation for  $V_{OUT}$  are found in the Applications Information section.

So far, this has been a pseudo-DC treatment of flyback error amplifier operation. But the flyback signal is a pulse, not a DC level. Provision must be made to enable the flyback amplifier only when the flyback pulse is present. This is accomplished by the dashed line connections to the block labeled "ENABLE." Timing signals are then required to enable and disable the flyback amplifier.

### ERROR AMPLIFIER—DYNAMIC THEORY

There are several timing signals that are required for proper LT1425 operation. Please refer to the Timing Diagram.

#### Minimum Output Switch ON Time

The LT1425 effects output voltage regulation via flyback pulse action. If the output switch is not turned on at all, there will be no flyback pulse, and output voltage information is no longer available. This would cause irregular loop response and start-up/latchup problems. The solution chosen is to require the output switch to be on for an absolute minimum time per each oscillator cycle. This in turn establishes a minimum load requirement to maintain



## OPERATION

regulation. See Applications Information section for further details.

### Enable Delay

When the output switch shuts off, the flyback pulse appears. However, it takes a finite time until the transformer primary side voltage waveform approximately represents the output voltage. This is partly due to rise time on the  $V_{SW}$  node, but more importantly due to transformer leakage inductance. The latter causes a voltage spike on the primary side not directly related to output voltage. (Some time is also required for internal settling of the feedback amplifier circuitry.)

In order to maintain immunity to these phenomena, a fixed delay is introduced between the switch turn-off command and the enabling of the feedback amplifier. This is termed “enable delay.” In certain cases where the leakage spike is not sufficiently settled by the end of the enable delay period, regulation error may result. See Applications Information section for further details.

### Collapse Detect

Once the feedback amplifier is enabled, some mechanism is then required to disable it. This is accomplished by a collapse detect comparator, that compares the flyback voltage ( $R_{REF}$  referred) to a fixed reference, nominally 80% of  $V_{BG}$ . When the flyback waveform drops below this level, the feedback amplifier is disabled. This action accommodates both continuous and discontinuous mode operation.

### Minimum Enable Time

The feedback amplifier, once enabled, stays enabled for a fixed minimum time period termed “minimum enable time.” This prevents lock-up, especially when the output voltage is abnormally low, e.g., during start-up. The minimum enable time period ensures that the  $V_C$  node is able to “pump up” and increase the current mode trip point to the level where the collapse detect system exhibits proper operation. The “minimum enable time” often determines the low load level at which output voltage regulation is lost. See Applications Information section for details.

### Effects of Variable Enable Period

It should now be clear that the flyback amplifier is enabled only during a portion of the cycle time. This can vary from the fixed “minimum enable time” described to a maximum of roughly the OFF switch time minus the enable delay time. Certain parameters of flyback amp behavior will then be directly affected by the variable enable period. These include effective transconductance and  $V_C$  node slew rate.

### LOAD COMPENSATION THEORY

The LT1425 uses the flyback pulse to obtain information about the isolated output voltage. A potential error source is caused by transformer secondary current flow through the real life nonzero impedances of the output rectifier, transformer secondary and output capacitor. This has been represented previously by the expression  $(I_{SEC})(ESR)$ . However, it is generally more useful to convert this expression to an effective output impedance. Because the secondary current only flows during the off portion of the duty cycle, the effective output impedance equals the lumped secondary impedance times the inverse of the OFF duty cycle. That is,

$$R_{OUT} = ESR \left( \frac{1}{DC\ OFF} \right)$$

where,

$R_{OUT}$  = Effective supply output impedance

ESR = Lumped secondary impedance

DC OFF = OFF duty cycle

Expressing this in terms of the ON duty cycle, remembering  $DC\ OFF = 1 - DC$ ,

$$R_{OUT} = ESR \left( \frac{1}{1 - DC} \right)$$

DC = ON duty cycle

In less critical applications, or if output load current remains relatively constant, this output impedance error may be judged acceptable and the external  $R_{FB}$  resistor value adjusted to compensate for nominal expected error. In more demanding applications, output impedance error

## OPERATION

may be minimized by the use of the load compensation function.

To implement the load compensation function, a voltage is developed that is proportional to average output switch current. This voltage is then impressed across the external  $R_{O\text{COMP}}$  resistor and the resulting current is then subtracted from the  $R_{FB}$  node. As output loading increases, average switch current increases to maintain rough output voltage regulation. This causes an increase in  $R_{O\text{COMP}}$  resistor current subtracted from the  $R_{FB}$  node, through which feedback loop action causes a corresponding increase in target output voltage.

Assuming a relatively fixed power supply efficiency, Eff,

$$\text{Power Out} = (\text{Eff})(\text{Power In})$$

$$(V_{OUT})(I_{OUT}) = (\text{Eff})(V_{IN})(I_{IN})$$

Average primary side current may be expressed in terms of output current as follows:

$$I_{IN} = \left( \frac{V_{OUT}}{(V_{IN})(\text{Eff})} \right) I_{OUT}$$

Combining the efficiency and voltage terms in a single variable,

$$I_{IN} = K1(I_{OUT})$$

where,

$$K1 = \left( \frac{V_{OUT}}{(V_{IN})(\text{Eff})} \right)$$

Switch current is converted to voltage by a sense resistor and amplified by the current sense amplifier with associated gain G. This voltage is then impressed across the

external  $R_{O\text{COMP}}$  resistor to form a current that is subtracted from the  $R_{FB}$  node. So the effective change in  $V_{OUT}$  target is:

$$\Delta V_{OUT} = K1(\Delta I_{OUT}) \left( \frac{(R_{\text{SENSE}})(G)}{R_{O\text{COMP}}} \right) R_{FB}$$

Expressing the product of  $R_{\text{SENSE}}$  and G as the data sheet value of  $\Delta V_{R\text{CCOMP}}/\Delta I_{SW}$ ,

$$R_{OUT} = K1 \left( \frac{\Delta V_{R\text{CCOMP}}}{\Delta I_{SW}} \right) \left( \frac{R_{FB}}{R_{O\text{COMP}}} \right) \text{ and,}$$

$$R_{O\text{COMP}} = K1 \left( \frac{\Delta V_{R\text{CCOMP}}}{\Delta I_{SW}} \right) \left( \frac{R_{FB}}{R_{OUT}} \right)$$

where,

$K1$  = Dimensionless variable related to  $V_{IN}$ ,

$V_{OUT}$  and efficiency as above

$\left( \frac{\Delta V_{R\text{CCOMP}}}{\Delta I_{SW}} \right)$  = Data sheet value for  $R_{\text{CCOMP}}$  pin action vs switch current

$R_{FB}$  = External "feedback" resistor value

$R_{OUT}$  = Uncompensated output impedance

$$\frac{\Delta V_{OUT}}{\Delta I_{OUT}} = K1 \left( \frac{\Delta V_{R\text{CCOMP}}}{\Delta I_{SW}} \right) \left( \frac{R_{FB}}{R_{O\text{COMP}}} \right)$$

Nominal output impedance cancellation is obtained by equating this expression with  $R_{OUT}$ . The practical aspects of applying this equation to determine an appropriate value for the  $R_{O\text{COMP}}$  resistor are found in the Applications Information section.

## APPLICATIONS INFORMATION

### SELECTING $R_{FB}$ AND $R_{REF}$ RESISTOR VALUES

The expression for  $V_{OUT}$  developed in the Operation section can be rearranged to yield the following expression for  $R_{FB}$ :

$$R_{FB} = R_{REF} \left( \frac{V_{OUT} + V_F + I_{SEC}(ESR)}{V_{BG}} \right) \left( \frac{\alpha}{N_{SP}} \right)$$

The unknown parameter  $\alpha$ , which represents the fraction of  $R_{FB}$  current flowing into the  $R_{REF}$  node, can be represented instead by specified data sheet values as follows:

$$(I_{REF})(\alpha)(3k) = V_{BG}$$

$$\alpha = \left( \frac{V_{BG}}{(I_{REF})(3k)} \right)$$

Allowing the expression for  $R_{FB}$  to be rewritten as:

$$R_{FB} = R_{REF} \left( \frac{V_{OUT} + V_F + I_{SEC}(ESR)}{I_{REF}(3k)N_{SP}} \right)$$

where,

$V_{OUT}$  = Desired output voltage

$V_F$  = Switching diode forward voltage

$(I_{SEC})(ESR)$  = Secondary resistive losses

$I_{REF}$  = Data sheet reference current value

$N_{SP}$  = Effective secondary-to-primary turns ratio

Strictly speaking, the above equation defines  $R_{FB}$  not as an absolute value, but as a ratio of  $R_{REF}$ . So the next question is, "What is the proper value for  $R_{REF}$ ?" The answer is that  $R_{REF}$  should be approximately 3k. This is because the LT1425 is trimmed and specified using this value of  $R_{REF}$ . If the impedance of  $R_{REF}$  varies considerably from 3k, additional errors will result. However, a variation in  $R_{REF}$  of several percent or so is perfectly acceptable. This yields a bit of freedom in selecting standard 1% resistor values to yield nominal  $R_{FB}/R_{REF}$  ratios.

### SELECTING $R_{O_{COMP}}$ RESISTOR VALUE

The Operation section previously derived the following expressions for  $R_{OUT}$ , i.e., effective output impedance and

$R_{O_{COMP}}$ , the external resistor value required for its nominal compensation:

$$R_{OUT} = ESR \left( \frac{1}{1 - DC} \right)$$

$$R_{O_{COMP}} = K1 \left( \frac{\Delta V_{R_{COMP}}}{\Delta I_{SW}} \right) \left( \frac{R_{FB}}{R_{OUT}} \right)$$

While the value for  $R_{O_{COMP}}$  may therefore be theoretically determined, it is usually better in practice to employ empirical methods. This is because several of the required input variables are difficult to estimate precisely. For instance, the ESR term above includes that of the transformer secondary, but its effective ESR value depends on high frequency behavior, not simply DC winding resistance. Similarly,  $K1$  appears to be a simple ratio of  $V_{IN}$  to  $V_{OUT}$  times (differential) efficiency, but theoretically estimating efficiency is not a simple calculation. The suggested empirical method is as follows:

Build a prototype of the desired supply using the eventual secondary components. Temporarily ground the  $R_{COMP}$  pin to disable the load compensation function. Operate the supply over the expected range of output current loading while measuring the output voltage deviation. Approximate this variation as a single value of  $R_{OUT}$  (straight line approximation). Calculate a value for the  $K1$  constant based on  $V_{IN}$ ,  $V_{OUT}$  and the measured (differential) efficiency. They are then combined with the data sheet typical value for  $(\Delta V_{R_{COMP}} / \Delta I_{SW})$  to yield a value for  $R_{O_{COMP}}$ .

Verify this result by connecting a resistor of roughly this value from the  $R_{O_{COMP}}$  pin to ground. (Disconnect the ground short to  $R_{COMP}$  and connect the requisite 0.1 $\mu$ F filter capacitor to ground.) Measure the output impedance with the new compensation in place. Modify the original  $R_{O_{COMP}}$  value if necessary to increase or decrease the effective compensation.

Once the proper load compensation resistor has been chosen, it may be necessary to adjust the value of the  $R_{FB}$  resistor. This is because the load compensation system exhibits some nonlinearity. In particular, the circuit can shift the reference current by a noticeable

## APPLICATIONS INFORMATION

amount when output switch current is zero. Please refer to Figure 1 which shows nominal reference current shift at zero load for a range of  $R_{O\text{COMP}}$  values. Example: for a load compensation resistor of 12k, the graph indicates a 1.0% shift in reference current. The  $R_{\text{FB}}$  resistor value should be adjusted down by about 1.0% to restore the original target output voltage.




Figure 1

In less critical applications, or when output current remains relatively constant, the load compensation function may be deemed unnecessary. In such cases, a reduced component solution may be obtained as follows: Leave the  $R_{O\text{COMP}}$  node open ( $R_{O\text{COMP}} = \infty$ ), and replace the filter capacitor normally on the  $R_{\text{COMP}}$  node with a short to ground.

### TRANSFORMER DESIGN CONSIDERATIONS

Transformer specification and design is perhaps the most critical part of applying the LT1425 successfully. In addition to the usual list of caveats dealing with high frequency isolated power supply transformer design, the following information should prove useful.

#### Turns Ratio

Note that due to the use of an  $R_{\text{FB}}/R_{\text{REF}}$  resistor ratio to set output voltage, the user has relative freedom in selecting transformer turns ratio to suit a given application. In other words, “screwball” turns ratios like “1.736:1.0” can scrupulously be avoided! In contrast, simpler ratios of small

integers, e.g., 1:1, 2:1, 3:2, etc. can be employed which yield more freedom in setting total turns and mutual inductance. Turns ratio can then be chosen on the basis of desired duty cycle. However, remember that the input supply voltage plus the secondary-to-primary referred version of the flyback pulse (including leakage spike) must not exceed the allowed output switch breakdown rating.

#### Leakage Inductance

Transformer leakage inductance (on either the primary or secondary) causes a spike after output switch turn-off. This is increasingly prominent at higher load currents where more stored energy must be dissipated. In many cases a “snubber” circuit will be required to avoid over-voltage breakdown at the output switch node. LTC’s Application Note 19 is a good reference on snubber design.

In situations where the flyback pulse extends beyond the enable delay time, the output voltage regulation will be affected to some degree. It is important to realize that the feedback system has a deliberately limited input range, roughly  $\pm 50\text{mV}$  referred to the  $R_{\text{REF}}$  node, and this works to the user’s advantage in rejecting large, i.e., higher voltage leakage spikes. In other words, once a leakage spike is several volts in amplitude, a further increase in amplitude has little effect on the feedback system. So the user is generally advised to arrange the snubber circuit to clamp at as high a voltage as comfortably possible, observing switch breakdown, such that leakage spike duration is as short as possible.

As a rough guide, total leakage inductances of several percent (of mutual inductance) or less may require a snubber, but exhibit little to no regulation error due to leakage spike behavior. Inductances from several percent up to perhaps ten percent cause increasing regulation error.

Severe leakage inductances in the double digit percentage range should be avoided if at all possible as there is a potential for abrupt loss of control at high load current. This curious condition potentially occurs when the leakage spike becomes such a large portion of the flyback waveform that the processing circuitry is fooled into thinking that the leakage spike itself is the real flyback

## APPLICATIONS INFORMATION

signal! It then reverts to a potentially stable state whereby the top of the leakage spike is the control point, and the trailing edge of the leakage spike triggers the collapse detect circuitry. This will typically reduce the output voltage abruptly to a fraction, perhaps between one-third to two-thirds of its correct value. If load current is reduced sufficiently, the system will snap back to normal operation. When using transformers with considerable leakage inductance, it is important to exercise this worst-case check for potential bistability:

1. Operate the prototype supply at maximum expected load current.
2. Temporarily short circuit the output.
3. Observe that normal operation is restored.

If the output voltage is found to hang up at an abnormally low value, the system has a problem. This will usually be evident by simultaneously monitoring the  $V_{SW}$  waveform on an oscilloscope to observe leakage spike behavior firsthand. A final note, the susceptibility of the system to bistable behavior is somewhat a function of the load I/V characteristics. A load with resistive, i.e.,  $I = V/R$  behavior is the most susceptible to bistability. Loads which exhibit “CMOSSy”, i.e.,  $I = V^2/R$  behavior are less susceptible.

### Secondary Leakage Inductance

In addition to the previously described effects of leakage inductance in general, leakage inductance on the secondary in particular exhibits an additional phenomenon. It forms an inductive divider on the transformer secondary, that reduces the size of the primary-referred flyback pulse used for feedback. This will increase the output voltage target by a similar percentage. Note that unlike leakage *spike* behavior, this phenomenon is load independent. To the extent that the secondary leakage inductance is a constant percentage of mutual inductance (over manufacturing variations), this can be accommodated by adjusting the  $R_{FB}/R_{REF}$  resistor ratio.

### Winding Resistance Effects

Resistance in either the primary or secondary will act to reduce overall efficiency ( $P_{OUT}/P_{IN}$ ). Resistance in the secondary increases effective output impedance which

degrades load regulation (at least before load compensation is employed).

### Bifilar Winding

A bifilar or similar winding technique is a good way to minimize troublesome leakage inductances. However, remember that this will increase primary-to-secondary capacitance and limit the primary-to-secondary breakdown voltage, so bifilar winding is not always practical.

Finally, the LTC Applications group is available to assist in the choice and/or design of the transformer. Happy Winding!

## OUTPUT VOLTAGE ERROR SOURCES

Conventional nonisolated switching power supply ICs typically have only two substantial sources of output voltage error—the internal or external resistor divider network that connects to  $V_{OUT}$  and the internal IC reference. The LT1425, which senses the output voltage in both a dynamic and an isolated manner, exhibits additional potential error sources to contend with. Some of these errors are proportional to output voltage, others are fixed in an absolute millivolt sense. Here is a list of possible error sources and their effective contribution:

### Internal Voltage Reference

The internal bandgap voltage reference is, of course, imperfect. Its error, both at 25°C and over temperature is already included in the specifications for Reference Current.

### User Programming Resistors

Output voltage is controlled by the ratio of  $R_{FB}$  to  $R_{REF}$ . Both are user supplied external resistors. To the extent that the resistor ratio differs from the ideal value, the output voltage will be proportionally affected.

### Schottky Diode Drop

The LT1425 senses the output voltage from the transformer primary side during the flyback portion of the cycle. This sensed voltage therefore includes the forward drop,  $V_F$ , of the rectifier (usually a Schottky diode). The nominal



## APPLICATIONS INFORMATION

$V_F$  of this diode should therefore be included in  $R_{FB}$  calculations. Lot-to-lot and ambient temperature variations will show up as output voltage shift/drift.

### Secondary Leakage Inductance

Leakage inductance on the transformer secondary reduces the effective primary-to-secondary turns ratio ( $N_P/N_S$ ) from its ideal value. This will increase the output voltage target by a similar percentage. To the extent that secondary leakage inductance is constant from part-to-part, this can be accommodated by adjusting the  $R_{FB}$  to  $R_{REF}$  resistor ratio.

### Output Impedance Error

An additional error source is caused by transformer secondary current flow through the real life nonzero impedances of the output rectifier, transformer secondary and output capacitor. Because the secondary current only flows during the off portion of the duty cycle, the effective output impedance equals the “DC” lumped secondary impedance times the inverse of the off duty cycle. If the output load current remains relatively constant, or, in less critical applications, the error may be judged acceptable and the  $R_{FB}$  value adjusted for nominal expected error. In more demanding applications, output impedance error may be minimized by the use of the load compensation function (see Load Compensation).

### $V_{IN}$ Sense Error

The LT1425 determines the size of the flyback pulse by comparing the  $V_{SW}$  signal to  $V_{IN}$ , through  $R_{FB}$ . This comparison is not perfect, in the sense that an offset exists between the sensing mechanism and the actual  $V_{IN}$ . This is expressed in the data sheet as  $V_{IN}$  sense error. This error is fixed in absolute millivolt terms relative to  $V_{OUT}$  (with the exception that it is reflected to  $V_{OUT}$  by any nonunity secondary-to-primary turns ratio).

## MINIMUM LOAD CONSIDERATIONS

The LT1425 generally provides better low load performance than previous generation switcher/controllers utilizing indirect output voltage sensing techniques. Specifically, it contains circuitry to detect flyback pulse

“collapse,” thereby supporting operation well into discontinuous mode. Nevertheless, there still remain constraints to ultimate low load operation. They relate to the minimum switch ON time and the minimum enable time. Discontinuous mode operation will be assumed in the following theoretical derivations.

As outlined in the Operation section, the LT1425 utilizes a minimum output switch ON time,  $t_{ON}$ . This value can be combined with expected  $V_{IN}$  and switching frequency to yield an expression for minimum delivered power.

$$\begin{aligned}\text{Min Power} &= \left(\frac{1}{2}\right)\left(\frac{f}{L_{PRI}}\right)(V_{IN} \cdot t_{ON})^2 \\ &= (V_{OUT})(I_{OUT})\end{aligned}$$

This expression then yields a minimum output current constraint:

$$I_{OUT(MIN)} = \left(\frac{1}{2}\right)\left(\frac{f}{(L_{PRI})(V_{OUT})}\right)(V_{IN} \cdot t_{ON})^2$$

where,

$f$  = Switching frequency (nominally 285kHz)

$L_{PRI}$  = Transformer primary side inductance

$V_{IN}$  = Input voltage

$V_{OUT}$  = Output voltage

$t_{ON}$  = Output switch minimum ON time

An additional constraint has to do with the minimum enable time. The LT1425 derives its output voltage information from the flyback pulse. If the internal minimum enable time pulse extends beyond the flyback pulse, loss of regulation will occur. The onset of this condition can be determined by setting the width of the flyback pulse equal to the sum of the flyback enable delay,  $t_{ED}$ , plus the minimum enable time,  $t_{EN}$ . Minimum power delivered to the load is then:

$$\begin{aligned}\text{Min Power} &= \left(\frac{1}{2}\right)\left(\frac{f}{L_{SEC}}\right)[V_{OUT} \cdot (t_{EN} + t_{ED})]^2 \\ &= (V_{OUT})(I_{OUT})\end{aligned}$$

which yields a minimum output constraint:

## APPLICATIONS INFORMATION

$$I_{OUT(MIN)} = \left( \frac{1}{2} \right) \left( \frac{f(V_{OUT})}{L_{SEC}} \right) (t_{ED} + t_{EN})^2$$

where,

$f$  = Switching frequency (nominally 285kHz)

$L_{SEC}$  = Transformer secondary side inductance

$V_{OUT}$  = Output voltage

$t_{ED}$  = Enable delay time

$t_{EN}$  = Minimum enable time

Note that generally, depending on the particulars of input and output voltages and transformer inductance, one of the above constraints will prove more restrictive. In other words, the minimum load current in a particular application will be either “output switch minimum ON time” constrained, or “minimum flyback pulse time” constrained. (A final note— $L_{PRI}$  and  $L_{SEC}$  refer to transformer inductance as seen from the primary or secondary side respectively. This general treatment allows these expressions to be used when the transformer turns ratio is nonunity.)

### MAXIMUM LOAD/SHORT-CIRCUIT CONSIDERATIONS

The LT1425 is a current mode controller. It uses the  $V_C$  node voltage as an input to a current comparator which turns off the output switch on a cycle-by-cycle basis as this peak current is reached. The internal clamp on the  $V_C$  node, nominally 1.9V, then acts as an output switch peak current limit. This action becomes the switch current limit specification. The maximum available output power is then determined by the switch current limit, which is somewhat duty cycle dependent due to internal slope compensation action.

Short-circuit conditions are handled by the same mechanism. The output switch turns on, peak current is quickly reached and the switch is turned off. Because the output switch is only on for a small fraction of the available period, internal power dissipation is controlled. (The LT1425 contains an internal overtemperature shutdown circuit, that disables switch action, just in case.)

While the majority of users will not experience a problem, there is however, a possibility of loss of current limit under certain conditions. Remember that the LT1425 exhibits a

minimum switch ON time, irrespective of current trip point. If the duty cycle exhibited by this minimum ON time is greater than the ratio of secondary winding voltage (referred-to-primary) divided by input voltage, then peak current will not be controlled at the nominal value, and will cycle-by-cycle ratchet up to some higher level. Expressed mathematically, the requirement to maintain short-circuit control is:

$$(t_{ON})(f) < \left( \frac{V_F + (I_{SC})(R_{SEC})}{(V_{IN})(N_{SP})} \right)$$

where,

$t_{ON}$  = Output switch minimum ON time

$f$  = Switching frequency

$I_{SC}$  = Short-circuit output current

$V_F$  = Output diode forward voltage at  $I_{SC}$

$R_{SEC}$  = Resistance of transformer secondary

$V_{IN}$  = Input voltage

$N_{SP}$  = Secondary-to-primary turns ratio

$(N_{SEC}/N_{PRI})$

Trouble will typically only be encountered in applications with a relatively high product of input voltage times secondary-to-primary turns ratio. Additionally, several real world effects such as transformer leakage inductance, AC winding losses and output switch voltage drop combine to make this simple theoretical calculation a conservative estimate. In cases where short-circuit protection is mandatory and this theoretical calculation indicates cause for concern, the prototype should be observed directly as follows: short the output while observing the  $V_{SW}$  signal with an oscilloscope. The measured output switch ON time can then be compared against the specifications for minimum  $t_{ON}$ .

### THERMAL CONSIDERATIONS

Care should be taken to ensure that the worst-case input voltage and load current conditions do not cause excessive die temperatures. The narrow 16-pin package is rated at 75°C/W.

## APPLICATIONS INFORMATION

Average supply current (including driver current) is:

$$I_{IN} = 7\text{mA} + \text{DC} \left( \frac{I_{SW}}{35} \right)$$

where,

$I_{SW}$  = Switch current

DC = On switch duty cycle

Switch power dissipation is given by:

$$P_{SW} = (I_{SW})^2 (R_{SW}) (\text{DC})$$

$R_{SW}$  = Output switch ON resistance

Total power dissipation of the die is the sum of supply current times supply voltage plus switch power:

$$P_{D(\text{TOTAL})} = (I_{IN} \cdot V_{IN}) + P_{SW}$$

## FREQUENCY COMPENSATION

Loop frequency compensation is performed by connecting a capacitor from the output of the error amplifier ( $V_C$  pin) to ground. An additional series resistor, often required in traditional current mode switcher controllers is usually not required, and can even prove detrimental. The phase margin improvement traditionally offered by this extra resistor will usually be already accomplished by the nonzero secondary circuit impedance, which adds a “zero” to the loop response.

In further contrast to traditional current mode switchers,  $V_C$  pin ripple is generally not an issue with the LT1425. The dynamic nature of the clamped feedback amplifier forms an effective track/hold type response, whereby the  $V_C$  voltage changes during the flyback pulse, but is then “held” during the subsequent “switch ON” portion of the

next cycle. This action naturally holds the  $V_C$  voltage stable during the current comparator sense action (current mode switching).

## PCB LAYOUT CONSIDERATIONS

For maximum efficiency, switch rise and fall times are made as short as practical. To prevent radiation and high frequency resonance problems, proper layout of the components connected to the IC is essential, especially the power paths (primary and secondary). B field (magnetic) radiation is minimized by keeping output diode, switch pin and output bypass capacitor leads as short as possible. E field radiation is kept low by minimizing the length and area of all traces connected to the switch pin. A ground plane should always be used under the switcher circuitry to prevent interplane coupling.

The high speed switching current paths are shown schematically in Figure 2. Minimum lead length in these paths are essential to ensure clean switching and minimal EMI. The path containing the input capacitor, transformer primary, output switch, the path containing the transformer secondary, output diode and output capacitor are the only ones containing nanosecond rise and fall times. Keep these paths as short as possible.




Figure 2





**±15V Isolated Power Supply**

5V TO 15V

22μF 35V

0.1μF

18.4k 0.1%

1000pF

3.01k 1%

LT1425

1 GND 16 GND 15

2 NC 14 SHDN

3 R<sub>FB</sub> 13 R<sub>OCOMP</sub>

4 V<sub>C</sub> 12 R<sub>CCOMP</sub>

5 R<sub>REF</sub> 11 V<sub>IN</sub>

6 SYNC 10 V<sub>SW</sub>

7 SGND 9 PGND

8 GND

1N759

75Ω

220pF

MBR0540LT1

7.32k 1%

0.1μF

T1\*

130Ω

330pF

MBRS1100T3

1μF

15μF 35V

3k

15V 60mA

OUT COM

MBRS1100T3

15μF 35V

3k

-15V 60mA

1425 TA04

\*PHILIPS EFD-15-3F3 CORE  
GAP FOR PRIMARY  
L = 40μH

PIN 3 TO 4, 7 TURNS BIFILAR 34AWG

PIN 7 TO 8, 28 TURNS 40AWG

PIN 5 TO 6, 28 TURNS 40AWG

PIN 1 TO 2, 7 TURNS BIFILAR 34AWG

3 LAYERS 2 MIL POLYESTER FILM

0.12 INCH MARGIN TAPE

The schematic diagram illustrates a -48V to 5V isolated power supply. The input is labeled "INPUT COM" and ranges from -36V to -72V. The circuit includes an LT1425 converter, a transformer T1, and various passive components like resistors, capacitors, and diodes.

**Key Components and Connections:**

- LT1425 Converter:**
  - Pin 1 (GND) to Pin 2 (NC): 30.1k 1% resistor.
  - Pin 3 (R<sub>FB</sub>) to Pin 4 (V<sub>C</sub>): 3.16k 1% resistor.
  - Pin 5 (V<sub>REF</sub>) to Pin 6 (SYNC): 1000pF capacitor.
  - Pin 7 (SGND) to Pin 8 (GND): 100k resistor.
  - Pin 9 (GND) to Pin 10 (PGND): 10k resistor.
  - Pin 11 (V<sub>IN</sub>) to Pin 12 (R<sub>CCOMP</sub>): 5k resistor.
  - Pin 13 (R<sub>OCOMP</sub>) to Pin 14 (SHDN): 0.1μF capacitor.
  - Pin 15 (GND) to Pin 16 (GND): 0.1μF capacitor.
- Transformer T1:**
  - Primary: 15 turns bifilar 31AWG (Pin 3 to 4), 15 turns bifilar 33AWG (Pin 5 to 6), 15 turns bifilar 31AWG (Pin 1 to 2).
  - Secondary: 6 turns quadfilar 29AWG (Pin 7 to 8).
- Other Components:**
  - Diodes: BAV21, 1N755, 2N3906, 2N3904, MUR120, MBR745.
  - Resistors: R1 (24k), R2 (18Ω), 510Ω, 10Ω, 18Ω, 470pF, 50Ω, 1W.
  - Capacitors: 3.3μF, 0.1μF, 27μF 35V, 150μF 6.3V, 100μF.

**Transformer Winding Details:**

- PIN 3 TO 4, 15 TURNS BIFILAR 31AWG
- PIN 7 TO 8, 6 TURNS QUADFILAR 29AWG
- PIN 5 TO 6, 15 TURNS BIFILAR 33AWG
- PIN 1 TO 2, 15 TURNS BIFILAR 31AWG


**Core and Film Information:**

- \*PHILIPS EFD-15-3F3 CORE
- GAP FOR PRIMARY L = 100μH
- 2 LAYERS 2 MIL POLYESTER FILM
- 1 LAYER 2 MIL POLYESTER FILM

# PACKAGE DESCRIPTION

Dimensions in inches (millimeters) unless otherwise noted.

## S Package 16-Lead Plastic Small Outline (Narrow 0.150) (LTC DWG # 05-08-1610)




\*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

\*\*DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

S16 0695

TYPICAL APPLICATION

12V to 5V Isolated Converter



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1105	Off-Line Switching Regulator	Built-In Isolated Regulation Without Optoisolator
LTC®1145/46	Isolated Digital Data Transceivers	Up to 200kbps Data Rate, UL Listed
LT1170/71/72	5A/3A/1.25A Flyback Regulators	Isolated Flyback Mode for Higher Currents
LT1372/77	500kHz/1MHz Boost/Flyback Regulators	Uses Ultrasmall Magnetics
LT1424	Application Specific Isolated Regulator	8-Pin Fixed Voltage Version of LT1425