


# LSI/CSI



# LS6511



LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747 (631) 271-0400 FAX (631) 271-0405

## PIR SENSOR INTERFACE

January 2003

### FEATURES:

- Direct Interface with PIR Sensor
- Two-Stage Differential Amplifier
- Amplifier Gain and Bandwidth externally controlled
- True and Complementary Output Drives
- Separate digital filters for processing positive and negative input signals
- Single Pulse/Dual Pulse/ Concurrent Pulse Detection
- Adjustable Output Pulse Width
- Optional 5V Shunt Regulator Output
- 50µA Typical Supply Current
- Undervoltage Detection
- LS6511(DIP); LS6511-S (SOIC) - See Figure 1

### APPLICATIONS:

Security system intrusion detection, automatic doors, motion triggered events such as remote animal photography.

### DESCRIPTION (See Figure 5)

The LS6511 is a CMOS integrated circuit, designed for detecting motion from a PIR Sensor and initiating appropriate responses.

### DIFFERENTIAL AMPLIFIER

Each stage of the two stage Differential Amplifier can be set to have its own amplification and bandwidth. The two inputs to the first stage allow for single-ended or differential connection to PIR Sensors. This stage can be biased anywhere in its dynamic range. The second stage is internally biased so that the Window Comparator's lower and higher thresholds can be fixed relative to this bias. Signal levels as low as 100µV can be detected.

### WINDOW COMPARATOR

The Window Comparator provides noise filtering by enabling only those signals equal to or greater than a fixed threshold at the output of the Differential Amplifier to appear at the 2 outputs of the Window Comparator. One output detects positive input signals while the other output detects negative input signals.

### COMPARATOR DIGITAL FILTER

The outputs of the Window Comparator are filtered so that motion must be present for a certain duration before it can be recognized and appear as pulses at the Digital Filter outputs. An external RC network sets the duration time. Nominal duration is 50ms.

### MODE SELECT

A tristate input pin selects how the detected signals are processed. Single Pulse (SP) Mode is when detection from either a positive or negative input signal at the Digital Filter outputs will cause an LED/RELAY output to occur. Concurrent Pulse (CP) Mode is when detection from a positive and negative input signal must occur within a specific time before an output will occur. Dual Pulse (DP) mode is when any two detections within a specific time will cause an output to occur.

SP Mode = 0; CP Mode = Open; DP Mode = 1.

PIN ASSIGNMENT - TOP VIEW




FIGURE 1

### PROGRAMMABLE RETRIGGERABLE ONE-SHOTS

Positive and negative input signals at the digital filter outputs will generate retriggerable one-shot pulses. In the Concurrent Pulse Mode, outputs from each one-shot must occur together at some point in time to cause an output to occur. The one-shot pulse width is programmable using an external RC network. Typical pulse widths used vary between 1 and 12 seconds.

### WINDOW TIMER

In the Dual Pulse Mode any two detections must occur within a timing window to cause an output to occur. The timing window is programmable using an external RC network. Typical windows are between 1 and 5 seconds.

### OUTPUT DURATION TIMER

The duration timer is retriggerable and programmable using an external RC network. Typical duration times are between 0.5 and 15 seconds. Successive input detections will restart the timer.

### OUTPUTS

The LED/RELAY Output is an open drain output that will sink current when an input signal is detected and processed and when the Power Supply drops below 3.7V (Typical) (Undervoltage Detection). The Undervoltage Detection will be removed when the Power Supply rises above 3.9V (Typical). The LED/RELAY Output performs identically but is opposite in polarity. The output can sink current from a relay coil returned to a positive voltage (V<sub>DD</sub> to 9.5V maximum).

### SHUNT REGULATOR

The LS6511 includes a 5V Shunt Regulator Output which can be tied to the V<sub>DD</sub> Pin so that the circuit can be powered from a higher voltage power supply.

**Note:** See Figures 2, 3 and 4 for application schematics.

**ABSOLUTE MAXIMUM RATINGS:**

| PARAMETER             | SYMBOL            | VALUE                            | UNIT |
|-----------------------|-------------------|----------------------------------|------|
| DC supply voltage     | $V_{DD} - V_{SS}$ | +7                               | V    |
| Any input voltage     | $V_{IN}$          | $V_{SS} - 0.3$ to $V_{DD} + 0.3$ | V    |
| Operating temperature | $T_A$             | -40 to +85                       | °C   |
| Storage temperature   | $T_{STG}$         | -65 to +150                      | °C   |

**ELECTRICAL CHARACTERISTICS:**


(All voltages referenced to  $V_{SS}$ ,  $T_A = -40^{\circ}\text{C}$  to  $+55^{\circ}\text{C}$ ,  $4.5\text{V} \leq V_{DD} \leq 6.5\text{V}$ , unless otherwise specified.)

| PARAMETER   | SYMBOL    | MIN  | TYP                    | MAX  | UNIT             | CONDITIONS  |
|---|-----------|------|------------------------|------|------------------|---|
| <b>SUPPLY CURRENT:</b>  |           |      |                        |      |                  |   |
| $V_{DD} = 5\text{V}$  | $I_{DD}$  | -    | 50                     | 75   | $\mu\text{A}$    | LED/RELAY, $\overline{\text{LED}}/\overline{\text{RELAY}}$                                    |
| $V_{DD} = 4.5\text{V} - 6.5\text{V}$  | $I_{DD}$  | -    | 65                     | 125  | $\mu\text{A}$    | and REGULATOR<br>outputs not loaded   |
| <b>REGULATOR:</b>   |           |      |                        |      |                  |   |
| Voltage   | $V_R$     | 5.00 | 5.75                   | 6.25 | V                | -   |
| Current   | $I_R$     | -    | -                      | 10   | mA               | -   |
| <b>DIFFERENTIAL AMPLIFIERS:</b>   |           |      |                        |      |                  |   |
| Open Loop Gain, Each Stage  | G         | 70   | -                      | -    | dB               | -   |
| Common Mode Rejection Ratio   | CMRR      | 60   | -                      | -    | dB               | -   |
| Power Supply Rejection Ratio  | PSRR      | 60   | -                      | -    | dB               | -   |
| Input Sensitivity<br>(Minimum Detectable Voltage<br>to first amplifier when both<br>amplifiers are cascaded for<br>a net gain of 8,000) | $V_S$     | 100  | -                      | -    | $\mu\text{Vp-p}$ | $T_A = 25^{\circ}\text{C}$ , with Amplifier<br>Bandpass configuration<br>as shown in Figure 3 |
| Input Dynamic Range   | -         | 0    | -                      | 1.75 | V                | -   |
| Diff. Amp 2 Internal<br>Reference   | $V_{IR}$  | -    | $0.3V_{DD}$            | -    | V                | -   |
| <b>COMPARATOR:</b>  |           |      |                        |      |                  |   |
| Lower Reference   | $V_{THL}$ | -    | $V_{IR} - 0.8\text{V}$ | -    | V                | At $V_{DD} = 5.75\text{V}$  |
| Higher Reference  | $V_{THH}$ | -    | $V_{IR} + 0.8\text{V}$ | -    | V                | At $V_{DD} = 5.75\text{V}$  |
| <b>DIGITAL FILTER:</b>  |           |      |                        |      |                  |   |
| For 50ms Filter Time  | RDF       | -    | 2.2                    | -    | M                | -   |
|   | CDF       | -    | 0.01                   | -    | $\mu\text{F}$    | -   |
| <b>ONE SHOT</b>   |           |      |                        |      |                  |   |
| (1 Second)  | ROS       | -    | 2.2                    | -    | M                | -   |
|   | COS       | -    | 0.22                   | -    | $\mu\text{F}$    | -   |
| <b>WINDOW TIMER</b>   |           |      |                        |      |                  |   |
| (2.5 Second)  | RWT       | -    | 2.2                    | -    | M                | -   |
|   | CWT       | -    | 0.68                   | -    | $\mu\text{F}$    | -   |
| <b>DURATION TIMER</b>   |           |      |                        |      |                  |   |
| (5 Seconds)   | RDT       | -    | 2.2                    | -    | M                | -   |
|   | CDT       | -    | 0.68                   | -    | $\mu\text{F}$    | -   |
| <b>OUTPUT DRIVE CURRENT</b><br>( $V_O = 0.5\text{V Max.}$ )   | $I_O$     | -20  | -                      | -    | mA               | $V_{DD} = 5\text{V}$  |

The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.

**FIGURE 2. TYPICAL RELAY APPLICATION**

**NOTE 1:** The relay coil is normally energized and the LED is off. When an alarm occurs, the relay coil becomes de-energized and the LED is turned on.



R1 = See NOTE 2  
R2 = 36k  
R3 = 2.7M  
R4 = 36k  
R5 = 2.7M  
R6 = 2.2M (Typical)  
R7 = 2.2M (Typical)  
R8 = 2.2M (Typical)  
R9 = 3k  
R10 = 2.2k (Typical)

C1 = 100μF  
C2 = 33μF  
C3 = 0.01μF  
C4 = 33μF  
C5 = 0.01μF  
C6 = 0.01μF (Typical)  
C7 = 0.22μF (CP Mode; Typical)  
C7 = 0.68μF (DPMODE; Typical)  
C8 = 0.22μF (Typical)  
C9 = 0.1μF  
D1 = 1N4001  
RELAY = No typical P/N

PIR = HEIMANN LHi 958, 968 (Typical)

All Resistors 1/4W. All Capacitors 10V.

**NOTE 2:** R1 is selected to provide sufficient current to drive the LS6511 and PIR Sensor. Any surplus current is available to drive additional loads applied to the 5V Shunt Regulator output or is absorbed by the 5V Shunt Regulator. Refer to specifications for current limits.


**NOTE 3:** In SP Mode, R7 and C7 are not used and Pin 5 is tied to Vss.

### NOISE CONSIDERATIONS

Layout of any circuit using a high-gain PIR amplifier is critical. The PIR amplifier components should be located close to the amplifier pins on the chip in order to minimize noise pickup. The oscillator and relay drive components should be located away from the amplifier components.


Other steps that can help reduce noise is adding a ground shield backplane to the PCB and enhancing the filtering of VDD; i.e., adding a 0.1μF high frequency capacitor across C1 and increasing C1 to 220 μF.

**FIGURE 3. INHIBITING OUTPUTS UPON POWER TURN-ON**



Using the typical application circuit as shown in Figure 2, the Outputs on Pins 8 and 9 occur on power-up because of the large settling time in the amplifier stages. In applications where this is not desirable, the digital filter oscillator must be disabled on power-up long enough to enable the PIR amplifiers to stabilize. Replacing the R6-C6 circuit shown in Figure 2 with the circuit shown in Figure 3 will disable the digital filter oscillator until the voltage across the 220μF capacitor reaches a value high enough for the oscillator to begin oscillating. Component values that can be changed to speed up stabilization include C2, C3, C4 and C5. C3 and C5 become 0.001μF and C2 and C4 become 10μF.

**FIGURE 4. DIFFERENTIAL INTERFACE TO PIR SENSOR PAIR**



|  |            |                   |                   |
|--|------------|-------------------|-------------------|
| R1 = 1k  | R6 = 36k   | C1 = 100 $\mu$ F  | C6 = 33 $\mu$ F   |
| R2 = 2.7M  | R7 = 36k   | C2 = 0.01 $\mu$ F | C7 = 0.01 $\mu$ F |
| R3 = 36k   | R8 = 36k   | C3 = 33 $\mu$ F   | C8 = 0.1 $\mu$ F  |
| R4 = 2.7M  | R9 = 5.6M  | C4 = 0.01 $\mu$ F | C9 = 0.1 $\mu$ F  |
| R5 = 36k   | R10 = 2.4M | C5 = 33 $\mu$ F   |                   |
| PIRs = HEIMANN LHi 954, 958, 978, 874 or 878 (Typical) |            |                   |                   |

All Resistors 1/4 W. All Capacitors 10V.

**NOTES:** 1) A pair of PIR Sensors may be used in applications where a wider optical field of view is needed.  
2) External 5V Regulator drives the LS6511 and PIR sensor.

**FIGURE 5. LS6511 BLOCK DIAGRAM**

