

### FEATURES:

- RAD-PAK<sup>®</sup> radiation-hardened against natural space radiation
- Low power dissipation: 285 mW
- Single 5 V supply
- Integral nonlinearity error: 2.5 LSB
- Differential nonlinearity error: 0.6 LSB
- Input referred noise: 0.36 LSB
- Complete: On-chip sample-and-hold amplifier and voltage reference
- Signal-to-noise and distortion ratio: 77.5 dB
- Spurious-free dynamic range: 90 dB
- Out-of-range indicator
- Straight binary output data
- Total dose hardened to 100 Krads (Si), dependent on orbit and mission duration
- Single Event Latchup (SEL) protected

### DESCRIPTION:

Maxwell Technologies' 9240LP is a 14-bit, analog-to-digital converter that operates at a 10 MSPS rate. Manufactured with a high speed CMOS process, this ADC contains an on-chip, high performance, low noise, sample-and-hold amplifier and programmable voltage reference.

The 9240LP offers single supply operation and dissipates only 480 mW with a 5 volt supply. This device provides no missing codes and excellent temperature drift performance over the full operating temperature range.

The 9240LP utilizes Maxwell's LPT<sup>™</sup> Latchup Protection Circuit.

Maxwell Technologies' patented RAD-PAK<sup>®</sup> packaging technology incorporates radiation shielding in the microcircuit package. It eliminates the need for box shielding while providing the required radiation shielding for a lifetime in orbit or space mission. In a GEO orbit, RAD-PAK provides protection to 100 krad (Si) radiation dose tolerance. This product is available with screening up to Class K.

TABLE 1. 9240LP PIN DESCRIPTION

PIN NUMBER	NAME	DESCRIPTION
1	DVSS	Digital Ground
2, 29	AVSS	Analog Ground
3	DVDD	5V Digital Supply
4, 28	AVDD	5V Analog Supply
5	NC	No Connect
6	DRVDD	Digital Output Driver Supply
7	CLK	Clock Input Pin
8	LPTSTATUS	A 0 to 5V pulse is output during the decision time and protect time. Normally low.
9	LPTBIT	The LPT circuit will crowbar the power supplies to the 9240LP for as long as a logic high is applied. Used to verify operation of the LPT. Normally a logical low or ground is applied to this input.
10	NC	No Connect
11	BIT 14	Least Significant Data Bit (LSB)
12-23	BIT 13-BIT 2	Data Output Bits
24	BIT 1	Most Significant Data Bits (MSB)
25	OTR	Out of Range
26, 27, 30	NC	No Connect
31	SENSE	Reference Select
32	V <sub>REF</sub>	Reference I/O
33	REFCOM	Reference Common
34, 38	NC	No Connect
35	BIAS <sup>1</sup>	Power/Speed Programming
36	CAPB	Noise Reduction Pin
37	CAPT	Noise Reduction Pin
39	CML	Common-Mod Level (Midsupply)
40	LPTV <sub>REF</sub>	Protected Reference I/O
41	V <sub>IN</sub> A	Analog Input Pin (+)
42	V <sub>IN</sub> B	Analog Input Pin (-)
43	LPTDVDD	Protected 5V Digital Supply
44	LPTAVDD	Protected 5V Analog Supply

1. See Speed/Power programmability section.

TABLE 2. 9240LP ABSOLUTE MAXIMUM RATINGS <sup>1</sup>

PARAMETER	SYMBOL	WITH RESPECT TO	MIN	MAX	UNIT
+5 V Analog Supply	AVDD	AVSS	-0.3	6.5	V
+5 V Digital Supply	DVDD	DVSS	-0.3	6.5	V
Analog Ground	AVSS	DVSS	-0.3	0.3	V
+5 V Analog Supply	AVDD	DVDD	-6.5	6.5	V
Digital Output Driver Supply	DRVDD	DRVSS	-0.3	6.5	V
Digital Output Driver Ground	DRVSS	AVSS	-0.3	0.3	V
Reference Common	REFCOM	AVSS	-0.3	0.3	V
Clock Input Pin	CLK	AVSS	-0.3	AVDD	V
Digital Outputs	Data Out Bits	DRVSS	-0.3	DRVDD + 0.3	V
Analog Inputs	V <sub>IN</sub> A, V <sub>IN</sub> B	AVSS	-0.3	AVDD	V
Reference I/O	V <sub>REF</sub>	AVSS	-0.3	AVDD	V
Reference Select	Sense	AVSS	-0.3	AVDD	V
Noise Reduction Pins	CAPB, CAPT	AVSS	-0.3	AVDD	V
Power/Speed Programming	BIAS	AVSS	-0.3	AVDD + 0.6	V
Junction Temperature	T <sub>J</sub>		--	150	°C
Operating Temperature	T <sub>A</sub>		-55	125	°C
Storage Temperature	T <sub>STG</sub>		-65	150	°C
Lead Temperature (10 sec)	T <sub>L</sub>		--	300	°C

1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum ratings for extended periods may effect device reliability.

TABLE 3. DELTA LIMITS

PARAMETER	VARIATION
I <sub>CC</sub>	± 10% OF SPECIFIED VALUE IN TABLE 4

TABLE 4. 9240LP DC SPECIFICATIONS

(AVDD = 5V, DVDD = 5V, DRVDD = 5V, R<sub>BIAS</sub> = 2 k $\Omega$ , V<sub>REF</sub> = 2.5V, V<sub>IN</sub>A = V<sub>IN</sub>B =  $\pm$  2.5V DIFFERENTIAL INPUT CENTERED ON V<sub>REF</sub>(1.25V TO 3.75V ABSOLUTE), T<sub>A</sub> = -55 TO +125°C, UNLESS OTHERWISE SPECIFIED)

PARAMETER	SUBGROUPS	MIN	TYP <sup>1</sup>	MAX	UNIT
RESOLUTION	1	14	--	--	Bits
MAX CONVERSION RATE	9, 10, 11	10	--	--	MHz
MAX REFERRED NOISE <sup>1</sup>					
V <sub>REF</sub> = 1 V		--	0.9	--	LSB rms
V <sub>REF</sub> = 2.5V		--	0.36	--	LSB rms
ACCURACY <sup>2</sup>	1, 2, 3				
Integral Nonlinearity (INL)	1, 2, 3	-3.0	$\pm$ 2.5	+3.0	LSB
Differential Nonlinearity (DNL)	1, 2, 3	--	$\pm$ 0.6	$\pm$ 1.0	LSB
INL <sup>3</sup>		--	$\pm$ 2.5	--	LSB
DNL <sup>3</sup>		--	$\pm$ 0.7	--	LSB
No Missing Codes	1	--	--	14	Bits Guaranteed
Zero Error (@ 25 °C)	1	-3	--	+3	% FSR
Gain Error (@ 25 °C) <sup>4,1</sup>	--	-1.5	--	1.5	% FSR
Gain Error (@ 25 °C) <sup>5</sup>	1	-0.75	--	0.75	% FSR
TEMPERATURE DRIFT	1, 2, 3				
Zero Error		--	3.0	--	ppm/°C
Gain Error <sup>4</sup>		--	20.0	--	ppm/°C
Gain Error <sup>5</sup>		--	5.0	--	ppm/°C
POWER SUPPLY REJECTION	1, 2, 3	--	--	0.1	% FSR
ANALOG INPUT <sup>1</sup>					
Input Span (with V <sub>REF</sub> = 1.0 V) <sup>1</sup>		2	--	--	V p-p
(with V <sub>REF</sub> = 2.5 V)	1, 2, 3	--	--	5	V p-p
Input (V <sub>IN</sub> A or V <sub>IN</sub> B) Range		0	--	--	V
		--	--	AVDD +.25	V
Input Capacitance <sup>1</sup>	--	--	16	--	pF
INTERNAL VOLTAGE REFERENCE <sup>1</sup>	--				
Output Voltage (1V mode)		--	1	--	Volts
Output Voltage Tolerance (1 V Mode)		--	--	$\pm$ 14	mV
Output Voltage (2.5 V Mode)		--	2.5	--	Volts
Output Voltage Tolerance (2.5 V Mode)		--	--	$\pm$ 35	mV
Load Regulation V <sub>REF</sub> <sup>6</sup>		--	10	--	mV
Load Regulation LPTV <sub>REF</sub> <sup>1,6,7</sup>		--	--	10.0	mV
REFERENCE INPUT RESISTANCE	1, 2, 3	--	5	--	k $\Omega$

TABLE 4. 9240LP DC SPECIFICATIONS

(AVDD = 5V, DVDD = 5V, DRVDD = 5V,  $R_{BIAS} = 2\text{ k}\Omega$ ,  $V_{REF} = 2.5\text{V}$ ,  $V_{IN A} = V_{IN B} = \pm 2.5\text{V}$  DIFFERENTIAL INPUT CENTERED ON  $V_{REF}(1.25\text{V}$  TO  $3.75\text{V}$  ABSOLUTE),  $T_A = -55$  TO  $+125^\circ\text{C}$ , UNLESS OTHERWISE SPECIFIED)

PARAMETER	SUBGROUPS	MIN	TYP <sup>1</sup>	MAX	UNIT
LPT ASIC	1, 2, 3				
RDS ON					
- $V_{REF}$		--	8	15	ohm
		--	8	--	ohm
- $V_{IN A}$		--	105	--	ohm
- $V_{IN B}$			105	--	ohm
LATCHUP PROTECTION					
- Decision Time		--	10	--	$\mu\text{s}$
- Protect Time		--	70	--	$\mu\text{s}$
- AVDD Trip Current		--	75	--	mA
- AVDD Trip Current Tolerance		--	$\pm 15$	--	mA
- DVDD Trip Current		--	28	--	mA
- DVDD Trip Current Tolerance		--	$\pm 5$	--	mA
POWER SUPPLIES					
Supply Voltages					
- AVDD		--	5	--	V ( $\pm 5\%$ AVDD Operating)
- DVDD		--	5	--	V ( $\pm 5\%$ DVDD Operating)
- DRVDD		--	5	--	V ( $\pm 5\%$ DRVDD Operating)
Supply Current					
- IAVDD	1, 2, 3	--	43	55	mA
- IDVDD	1, 2, 3	--	3	16	mA
POWER CONSUMPTION <sup>8</sup>	1, 2, 3		295	355	mW

1. Guaranteed by design.
2. Tested using external  $V_{REF}$  with servo control
3.  $V_{REF} = 1\text{V}$
4. Including internal reference.
5. Excluding internal reference.
6. Load regulation with 1 mA load current.
7.  $LPTV_{REF}$  should not be capacitively loaded above  $0.1\text{ }\mu\text{F}$ .
8. Calculated from  $I_{DD}$

TABLE 5. 9240LP AC SPECIFICATIONS

(AVDD = 5V, DVDD = 5V, DRVDD = 5V,  $f_{\text{SAMPLE}} = 10 \text{ MSPS}$ ,  $R_{\text{BIAS}} = 2 \text{ k}\Omega$ ,  $V_{\text{REF}} = 2.5\text{V}$ ,  $A_{\text{IN}} = -0.5 \text{ dBFS}$ , AC COUPLED/DIFFERENTIAL INPUT,  $T_A = -55 \text{ TO } +125^\circ\text{C}$ , UNLESS OTHERWISE SPECIFIED)

PARAMETER	SUBGROUPS	MIN	TYP	MAX	UNIT
SIGNAL-TO-NOISE AND DISTORTION RATIO (S/N+D)					
$f_{\text{INPUT}} = 500 \text{ KHz}$		--			dB
			76.0	--	dB
$f_{\text{INPUT}} = 1.0 \text{ MHz}$		--	76	--	dB
$f_{\text{INPUT}} = 5.0 \text{ MHz}$		--	75.5	--	dB
EFFECTIVE NUMBER OF BITS (ENOB) <sup>1</sup>					
$f_{\text{INPUT}} = 500 \text{ KHz}$		12	--	--	Bits
		--	12.5	--	Bits
$f_{\text{INPUT}} = 1.0 \text{ MHz}$		--	12.3	--	Bits
$f_{\text{INPUT}} = 5.0 \text{ MHz}$		--	11.9	--	Bits
SIGNAL-TO-NOISE RATIO (SNR)	4, 5, 6				
$f_{\text{INPUT}} = 500 \text{ KHz}$		74.5	77	--	dB
		--	77	--	dB
$f_{\text{INPUT}} = 1.0 \text{ MHz}$		--	77	--	dB
$f_{\text{INPUT}} = 5.0 \text{ MHz}$		--	77	--	dB
TOTAL HARMONIC DISTORTION (THD)					
$f_{\text{INPUT}} = 500 \text{ KHz}$		--	-76.0	--	dB
		--	--	--	dB
$f_{\text{INPUT}} = 1.0 \text{ MHz}$		--	-83.0	--	dB
$f_{\text{INPUT}} = 5.0 \text{ MHz}$		--	-75.0	--	dB
SPURIOUS FREE DYNAMIC RANGE	4, 5, 6				
$f_{\text{INPUT}} = 500 \text{ KHz}$		--	90.0	--	dB
$f_{\text{INPUT}} = 1.0 \text{ MHz}$		--	90.0	--	dB
$f_{\text{INPUT}} = 5.0 \text{ MHz}$		--	80.0	--	dB
DYNAMIC PERFORMANCE <sup>2</sup>					
Full Power Bandwidth		--	70	--	MHz
Small Signal Bandwidth		--	70	--	MHz
Aperture Delay		--	1	--	ns
Aperture Jitter		--	4	--	ps rms
Acquisition to Full-Scale Step (0.0025%)		--	45	--	ns
Overvoltage Recovery Time		--	167	--	ns

1. ENOB calculated from SNR.

2. Guaranteed by design.

TABLE 6. 9240LP DIGITAL SPECIFICATIONS  
(AVDD = 5V, DVDD = 5V, T<sub>A</sub> = -55 TO +125°C, UNLESS OTHERWISE SPECIFIED)

PARAMETER	SYMBOL	SUBGROUPS	MIN	TYP	MAX	UNIT
CLOCK INPUT		1, 2, 3				
High Level Input Voltage <sup>1</sup>	V <sub>IH</sub>		--	--	3.5	V
Low Level Input Voltage <sup>1</sup>	V <sub>IL</sub>		--	--	1.0	V
High Level Input Current (V <sub>IN</sub> = DVDD)	I <sub>IH</sub>		--	--	±10	μA
Low Level Input Current (V <sub>IN</sub> = 0V)	I <sub>IL</sub>		--	--	±10	μA
Input Capacitance	C <sub>IN</sub>		--	5	--	pF
LOGIC OUTPUTS (with DRVDD = 5V)		1, 2, 3				
High Level Output Voltage (I <sub>OH</sub> = 50 μA)	V <sub>OH</sub>		4.5	--	--	V
High Level Output Voltage (I <sub>OH</sub> = 0.5 mA)	V <sub>OH</sub>		2.4	--	--	V
Low Level Output Voltage (I <sub>OL</sub> = 1.6 mA)	V <sub>OL</sub>		--	--	0.4	V
Low Level Output Voltage (I <sub>OL</sub> = 50 μA)	V <sub>OL</sub>		--	--	0.1	V
Output Capacitance <sup>1</sup>	C <sub>OUT</sub>		--	5	5	pF


1. Guaranteed by design.

TABLE 7. 9240LP SWITCHING CHARACTERISTICS<sup>1</sup>  
(T<sub>A</sub> = -55 TO +125°C WITH AVDD = 5V, DVDD = 5V, DRVDD = 5V, R<sub>BIAS</sub> = 2 kW, C<sub>L</sub> = 20 pF)



PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Clock Period	t <sub>C</sub>	100	--	--	ns
CLOCK Pulse width High	t <sub>CH</sub>	45	--	--	ns
CLOCK Pulse width Low	t <sub>CL</sub>	45	--	--	ns
Output Delay	t <sub>OD</sub>	8	--	--	ns
		--	13	--	ns
		--	--	19	ns
Pipeline Delay (Latency)		--	--	--	Clock Cycles

1. Guaranteed by design.


### TIMING DIAGRAM



## RECOMMENDED EXTERNAL REFERENCE







## 44 PIN RAD-PAK® QUAD FLAT PACKAGE

SYMBOL	DIMENSIONS		
	MIN	NOM	MAX
A	0.185	0.205	0.225
b	0.015	0.017	0.019
c	0.008	0.010	0.012
D	0.643	0.650	0.657
D1	0.050BSC		
e	0.050		
S1	0.005	0.067	--
L	0.260	0.270	0.280
Q	0.020	0.025	0.030
N	44.000		

## Q44-06

NOTE: ALL DIMENSIONS ARE IN INCHES

## Important Notice:

These data sheets are created using the chip manufacturer's published specifications. Maxwell Technologies verifies functionality by testing key parameters either by 100% testing, sample testing or characterization.

The specifications presented within these data sheets represent the latest and most accurate information available to date. However, these specifications are subject to change without notice and Maxwell Technologies assumes no responsibility for the use of this information.

Maxwell Technologies' products are not authorized for use as critical components in life support devices or systems without express written approval from Maxwell Technologies.

Any claim against Maxwell Technologies must be made within 90 days from the date of shipment from Maxwell Technologies. Maxwell Technologies' liability shall be limited to replacement of defective parts.

## Product Ordering Options

