


FEATURES

- 3.3V power supply
- 50ps output-to-output skew
- Low power
- Synchronous enable/disable
- Multiplexed clock input
- 75K Ω internal input pull-down resistors
- ESD protection of 2000V
- Available in 16-pin SOIC package

PIN CONFIGURATION/BLOCK DIAGRAM



**SOIC
TOP VIEW**

DESCRIPTION

The SY100EL15L is a low skew 1:4 clock distribution IC designed explicitly for low skew clock distribution applications. The device can be driven by either a differential or single-ended ECL or, if positive power supplies are used, PECL input signal. If a single-ended input is to be used the VBB output should be connected to the $\overline{\text{CLK}}$ input and bypassed to ground via a 0.01 μF capacitor. The VBB output is designed to act as the switching reference for the input of the EL15 under single-ended input conditions. As a result, this pin can only source/sink up to 0.5mA of current.

The EL15 features a multiplexed clock input to allow for the distribution of a lower speed scan or test clock along with the high speed system clock. When LOW (or left open and pulled LOW by the input pull-down resistor) the SEL pin will select the differential clock input.

The common enable ($\overline{\text{EN}}$) is synchronous so that the outputs will only be enabled/disabled when they are already in the LOW state. This avoids any chance of generating a runt clock pulse when the device is enabled/disabled as can happen with an asynchronous control. The internal flip flop is clocked on the falling edge of the input clock, therefore all associated specification limits are referenced to the negative edge of the clock input.

When both differential inputs are left open, CLK input will pull down to VEE and $\overline{\text{CLK}}$ input will bias around VCC/2.

PIN NAMES

Pin	Function
CLK	Differential Clock Inputs
SCLK	Synchronous Clock Input
EN	Synchronous Enable
SEL	Clock Select Input
VBB	Reference Output
Q0-3	Differential Clock Outputs

TRUTH TABLE

CLK	SCLK	SEL	$\overline{\text{EN}}$	Q
L	X	L	L	L
H	X	L	L	H
X	L	H	L	L
X	H	H	L	H
X	X	X	H	L*

* On next negative transition of CLK or SCLK

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Value	Unit
VEE	Power Supply (VCC = 0V)	–8.0 to 0	VDC
VI	Input Voltage (VCC = 0V)	0 to –6.0	VDC
IOUT	Output Current –Continuous –Surge	50 100	mA
TA	Operating Temperature Range	–40 to +85	°C

NOTES:

1. Absolute maximum rating, beyond which, device life may be impaired, unless otherwise specified on an individual data sheet.
2. Parametric values specified at: 3 volt Power Supply Range 100EL15L Series –3.0V to –3.8V.

DC ELECTRICAL CHARACTERISTICSVEE = 3.3V ±10%; VCC = GND⁽¹⁾

Symbol	Parameter	TA = –40°C		TA = 0°C		TA = +25°C			TA = +85°C		Unit
		Min.	Max.	Min.	Max.	Min.	Typ.	Max.	Min.	Max.	
VOH	Output HIGH Voltage ⁽²⁾	–1085	–880	–1025	–880	–1025	–955	–880	–1025	–880	mV
VOL	Output LOW Voltage ⁽²⁾	–1830	–1555	–1810	–1620	–1810	–1705	–1620	–1810	–1620	mV
VOHA	Output HIGH Voltage ⁽³⁾	–1095	—	–1035	—	–1035	—	—	–1035	—	mV
VOLA	Output LOW Voltage ⁽³⁾	—	–1555	—	–1610	—	—	–1610	—	–1610	mV
VIH	Input HIGH Voltage	–1165	–880	–1165	–880	–1165	—	–880	–1165	–880	mV
VIL	Input LOW Voltage	–1810	–1475	–1810	–1475	–1810	—	–1475	–1810	–1475	mV
IiH	Input High Current	—	150	—	150	—	—	150	—	150	μA
IiL	Input LOW Current ⁽⁴⁾ CLK	0.5 –300	— —	0.5 –300	— —	0.5 –300	— —	— —	0.5 –300	— —	μA
IEE	Power Supply Current	—	35	—	35	—	25	35	—	38	mA
VBB	Output Reference Voltage	–1.38	–1.26	–1.38	–1.26	–1.38	—	–1.26	–1.38	–1.26	V

NOTES:

1. This table replaces the three traditionally seen in ECL 100K data books. Outputs are terminated through a 50Ω resistor to –2.0V.
2. VIN = VIH(Max) or VIL(Min).
3. VIN = VIH(Min) or VIL(Max).
4. VIN = VIL(Max).

AC ELECTRICAL CHARACTERISTICSV_{EE} = 3.3V ±10%; V_{CC} = GND⁽¹⁾


Symbol	Parameter	T _A = -40°C		T _A = 0°C		T _A = +25°C			T _A = +85°C		Unit
		Min.	Max.	Min.	Max.	Min.	Typ.	Max.	Min.	Max.	
t _{PLH} t _{PHL}	Propagation Delay CLK to Q (Diff) CLK to Q (SE) SCLK to Q	460 410 410	660 710 710	470 420 420	670 720 720	470 420 420	— — —	670 720 720	500 450 470	700 750 750	ps
t _{skew}	Part-to-Part Skew ⁽¹⁾ Within-Device Skew	— —	200 50	— —	200 50	— —	— —	200 50	— —	200 50	ps
t _S	Setup Time $\overline{E_N}$	150	—	150	—	150	—	—	150	—	ps
t _H	Hold Time $\overline{E_N}$	400	—	400	—	400	—	—	400	—	ps
V _{PP}	Minimum Input Swing CLK	250	—	250	—	250	—	—	250	—	mV
V _{CMR}	Common Mode Range ⁽²⁾ V _{PP} < 500mV V _{PP} ≥ 500mV	-2.0 -1.8	-0.4 -0.4	-2.1 -1.9	-0.4 -0.4	-2.1 -1.9	— —	-0.4 -0.4	-2.1 -1.9	-0.4 -0.4	mV
t _r t _f	Output Rise/Fall Times _Q (20% – 80%)	375	625	325	575	325	—	575	325	575	ps

NOTES:

- Skews are specified for identical LOW-to-HIGH or HIGH-to-LOW transitions.
- V_{CMR} is referenced to the most positive side of the differential input signal. Normal operation is obtained when the input signals are within the V_{CMR} range and the input swing is greater than V_{PP}(Min.) and <1V. The lower end of the V_{CMR} range varies 1:1 with V_{EE}. The numbers in the spec table assume a nominal V_{EE} = -3.3V. Note for PECL operation, the V_{CMR}(Min) will be fixed at 3.3V - |V_{CMR}(Min)|.

PRODUCT ORDERING CODE

Ordering Code	Package Type	Operating Range
SY100EL15LZC	Z16-2	Commercial
SY100EL15LZCTR	Z16-2	Commercial

16 LEAD PLASTIC SOIC .150" WIDE (Z16-2)**MICREL-SYNERGY 3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USA**TEL + 1 (408) 980-9191 FAX + 1 (408) 914-7878 WEB <http://www.synergysemi.com> <http://www.micrel.com>

This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.

© 1999 Micrel Incorporated