

FEATURES

- Translates positive ECL-to-TTL (PECL-to-TTL)
- 300ps pin-to-pin skew
- 500ps part-to-part skew
- Differential internal design for increased noise immunity and stable threshold inputs
- VBB reference output
- Single supply
- Enable input
- Extra TTL and ECL power/ground pins to reduce cross-talk/noise
- High drive capability: 24mA each output
- Fully compatible with industry standard 10K, 100K I/O levels
- Available in 16-pin SOIC package

DESCRIPTION


The SY10/100H842 are single supply, low skew translating 1:4 clock drivers.

The devices feature a 24mA TTL output stage, with AC performance specified into a 50pF load capacitance. A HIGH on the enable pin (EN) forces all outputs LOW.


As frequencies increase to 40MHz and above, precise timing and shaping of clock signals becomes extremely important. The H842 solves several clock distribution problems such as minimizing skew (300ps), maximizing clock fanout (24mA drive), and precise duty cycle control through a proprietary differential internal design.

The 10K version is compatible with 10KH ECL logic levels. The 100K version is compatible with 100K levels.

BLOCK DIAGRAM



PIN CONFIGURATION



PIN NAMES

Pin	Function
GT	TTL Ground (0V)
VT	TTL Vcc (+5.0V)
VE	ECL Vcc (+5.0V)
GE	ECL Ground (0V)
D, \bar{D}	Signal Input (PECL)
VBB	VBB Reference Output (PECL)
Q0 - Q3	Signal Outputs (TTL)
EN	Enable Input (PECL)

TRUTH TABLE

D	\overline{EN}	Q
L	L	L
H	L	H
X	H	L

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Value	Unit
V_E (ECL) V_T (TTL)	Power Supply Voltage	−0.5 to +7.0 −0.5 to +7.0	V
V_I (ECL) V_{OUT} (TTL)	Input Voltage	0.0 to V_{EE} 0.0 to V_T	V
T_{store}	Storage Temperature	−65 to +150	°C
T_A	Operating Temperature	0 to +85	°C

NOTE:

1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to ABSOLUTE MAXIMUM RATING conditions for extended periods may affect device reliability.

PIN DESCRIPTION

Pin	Symbol	Description
1	G_T	TTL Ground (0V)
2	\overline{EN}	Enable Input (PECL)
3	G_E	ECL Ground (0V)
4	V_E	ECL V_{CC} (+5.0V)
5	D	ECL Signal Input (Non-inverting)
6	\overline{D}	ECL Signal Input (Inverting)
7	V_{BB}	V_{BB} Reference Output (PECL)
8	G_T	TTL Ground (0V)
9	Q_0	Signal Output (TTL)
10	G_T	TTL Ground (0V)
11	Q_1	Signal Output (TTL)
12	V_T	TTL V_{CC} (+5.0V)
13	V_T	TTL V_{CC} (+5.0V)
14	Q_2	Signal Output (TTL)
15	G_T	TTL Ground (0V)
16	Q_3	Signal Output (TTL)

VCC AND CLOAD

Ranges to meet duty cycle requirement: $0^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$. Output duty cycle measured relative to 1.5V.

Symbol	Parameter		Min.	Typ.	Max.	Unit	Condition
PW	Ranges of V_{CC} and C_L to meet min. pulse width (HIGH or LOW) at $f_{OUT} \leq 40\text{MHz}$	V_{CC}	4.75	5.0	5.25	V	All Outputs
		C_L	10	—	50	pF	
		PW	11	—	—	ns	
PW	Ranges of V_{CC} and C_L to meet min. pulse width (HIGH or LOW) at $f_{OUT} \leq 50\text{MHz}$	V_{CC}	4.875	5.0	5.125	V	All Outputs
		C_L	15	—	27	pF	
		PW	9.0	—	—	ns	

DC CHARACTERISTICS

$V_T = V_E = 5.0\text{V} \pm 5\%$

Symbol	Parameter		$T_A = 0^\circ\text{C}$		$T_A = +25^\circ\text{C}$		$T_A = +85^\circ\text{C}$		Unit	Condition
			Min.	Max.	Min.	Max.	Min.	Max.		
I_{EE}	Power Supply Current	ECL	—	35	—	35	—	35	mA	V_E Pin
I_{CCH}	Power Supply Current	TTL	—	20	—	20	—	20	mA	Total all V_T pins
I_{CCL}			—	25	—	25	—	25		

TTL DC ELECTRICAL CHARACTERISTICS $V_T = V_E = +5.0V \pm 5\%$

Symbol	Parameter	T _A = 0°C		T _A = +25°C		T _A = +85°C		Unit	Condition
		Min.	Max.	Min.	Max.	Min.	Max.		
V _{OH}	Output HIGH Voltage	2.5 2.0	— —	2.5 2.0	— —	2.5 2.0	— —	V	I _{OH} = -3.0mA I _{OH} = -15mA
V _{OL}	Output LOW Voltage	—	0.5	—	0.5	—	0.5	V	I _{OL} = 24mA
I _{OS}	Output Short Circuit Current	-80	-200	-80	-200	-80	-200	mA	V _{OUT} = 0V

10H ECL DC ELECTRICAL CHARACTERISTICS⁽¹⁾ $V_T = V_E = +5.0V \pm 5\%$

Symbol	Parameter	T _A = 0°C		T _A = +25°C		T _A = +85°C		Unit	Condition
		Min.	Max.	Min.	Max.	Min.	Max.		
I _{IH}	Input HIGH Current	—	225	—	175	—	175	μA	—
I _{IL}	Input LOW Current	0.5	—	0.5	—	0.5	—	μA	—
V _{IH}	Input HIGH Voltage	3.830	4.160	3.870	4.190	3.940	4.280	V	V _E = 5.0V
V _{IL}	Input LOW Voltage	3.050	3.520	3.050	3.520	3.050	3.555	V	V _E = 5.0V
V _{BB}	Output Reference Voltage	3.620	3.730	3.650	3.750	3.690	3.810	V	V _E = 5.0V

NOTE:

1. ECL V_{IH}, V_{IL} and V_{BB} are referenced to V_{CC}E and will vary 1:1 with the power supply. The levels shown are for I_{VT} = I_{VO} = V_{CC}E = +5.0V.

100H ECL DC ELECTRICAL CHARACTERISTICS⁽¹⁾ $V_T = V_E = +5.0V \pm 5\%$

Symbol	Parameter	T _A = 0°C		T _A = +25°C		T _A = +85°C		Unit	Condition
		Min.	Max.	Min.	Max.	Min.	Max.		
I _{IH}	Input HIGH Current	—	225	—	175	—	175	μA	—
I _{IL}	Input LOW Current	0.5	—	0.5	—	0.5	—	μA	—
V _{IH}	Input HIGH Voltage	3.835	4.120	3.835	4.12	3.835	4.120	V	V _E = 5.0V
V _{IL}	Input LOW Voltage	3.190	3.525	3.1900	3.525	3.190	3.525	V	V _E = 5.0V
V _{BB}	Output Reference Voltage	3.620	3.740	3.62	3.740	3.620	3.740	V	V _E = 5.0V

NOTE:

1. ECL V_{IH}, V_{IL} and V_{BB} are referenced to V_{CC}E and will vary 1:1 with the power supply. The levels shown are for I_{VT} = I_{VO} = V_{CC}E = +5.0V.

AC CHARACTERISTICS
 $V_T = V_E = 5.0V \pm 5\%$

Symbol	Parameter		TA = 0°C		TA = +25°C		TA = +85°C		Unit	Condition
			Min.	Max.	Min.	Max.	Min.	Max.		
tPLH tPHL	Propagation Delay D to Output	Q0–Q3	2.5	3.5	2.5	3.5	2.5	3.5	ns	CL = 50pF
tskpp	Part-to-Part Skew ^(1,4)	Q0–Q3	—	0.5	—	0.5	—	0.5	ns	CL = 50pF
tskew++	Within-Device Skew ^(2,4)	Q0–Q3	—	0.3	—	0.3	—	0.3	ns	CL = 50pF
tskew--	Within-Device Skew ^(3,4)	Q0–Q3	—	0.3	—	0.3	—	0.3	ns	CL = 50pF
tPLH tPHL	Propagation Delay EN to Output	Q0–Q3	2.5	3.5	2.5	3.5	2.5	3.5	ns	CL = 50pF
tr tf	Output Rise/Fall Time 1.0V to 2.0V	Q0–Q3	—	1.5	—	1.5	—	1.5	ns	CL = 50pF
fMAX	Max. Input Frequency ^(5,6)	Q0–Q3	160	—	160	—	160	—	MHz	CL = 50pF


NOTES:

1. Device-to-Device Skew considering HIGH-to-HIGH transitions at common Vcc level.
2. Within-Device Skew considering HIGH-to-HIGH transitions at common Vcc level.
3. Within-Device Skew considering LOW-to-LOW transitions at common Vcc level.
4. All skew parameters are guaranteed but not tested.
5. Frequency at which output levels will meet a 0.8V to 2.0V minimum swing.
6. The fMAX value is specified as the minimum guaranteed maximum frequency. Actual operational maximum frequency may be greater.


PRODUCT ORDERING CODE

Ordering Code	Package Type	Operating Range
SY10H842ZC	Z16-1	Commercial
SY10H842ZCTR	Z16-1	Commercial
SY100H842ZC	Z16-1	Commercial
SY100H842ZCTR	Z16-1	Commercial


TTL SWITCHING CIRCUIT




ECL/TTL PROPAGATION DELAY — SINGLE ENDED



ECL/TTL WAVEFORMS: RISE AND FALL TIMES



16 LEAD SOIC .300" WIDE (Z16-1)

Rev. 03

MICREL-SYNERGY 3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USATEL + 1 (408) 980-9191 FAX + 1 (408) 914-7878 WEB <http://www.micrel.com>

This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.

© 2000 Micrel Incorporated