

# SMALL-OUTLINE DRAM MODULE

MT2LDT132H(X)(S), MT4LDT232H(X)(S),  
MT8LDT432H(X)(S)

For the latest data sheet revisions, please refer to the Micron  
Web site: [www.micron.com/mti/msp/html/datasheet.html](http://www.micron.com/mti/msp/html/datasheet.html)

## FEATURES

- JEDEC pinout in a 72-pin, small-outline, dual in-line memory module (DIMM)
- 4MB (1 Meg x 32), 8MB (2 Meg x 32) and 16MB (4 Meg x 32)
- High-performance CMOS silicon-gate process
- Single +3.3V  $\pm 0.3V$  power supply
- All inputs, outputs and clocks are TTL-compatible
- Refresh modes: RAS#-ONLY, CAS#-BEFORE-RAS# (CBR) and HIDDEN; optional self refresh (S)
- 1,024-cycle refresh distributed across 16ms (4MB and 8MB) or 2,048-cycle refresh distributed across 32ms (16MB) or self refresh distributed across 128ms
- FAST PAGE MODE (FPM) or Extended Data-Out (EDO) PAGE MODE access cycles

## OPTIONS

- Package  
72-pin Small-Outline DIMM (gold)

- Timing  
50ns access  
60ns access

- Access Cycles  
FAST PAGE MODE  
EDO PAGE MODE

- Refresh Rates  
Standard Refresh  
Self Refresh (128ms period)

## MARKING

G

-5\*  
-6None  
XNone  
S

\*EDO version only

## KEY TIMING PARAMETERS

EDO Operating Mode (4MB and 8MB DIMMs)


SPEED	t <sub>RC</sub>	t <sub>RAC</sub>	t <sub>PC</sub>	t <sub>AA</sub>	t <sub>CAC</sub>	t <sub>CAS</sub>
-5	84ns	50ns	20ns	25ns	15ns	8ns
-6	104ns	60ns	25ns	30ns	15ns	10ns

EDO Operating Mode (16MB DIMM)

SPEED	t <sub>RC</sub>	t <sub>RAC</sub>	t <sub>PC</sub>	t <sub>AA</sub>	t <sub>CAC</sub>	t <sub>CAS</sub>
-5	84ns	50ns	20ns	25ns	13ns	8ns
-6	104ns	60ns	25ns	30ns	15ns	10ns

## PIN ASSIGNMENT (Front View)

### 72-Pin Small-Outline DIMM



PIN	FRONT	PIN	BACK	PIN	FRONT	PIN	BACK
1	V <sub>SS</sub>	2	DQ0	37	DQ16	38	DQ17
3	DQ1	4	DQ2	39	V <sub>SS</sub>	40	CAS0#
5	DQ3	6	DQ4	41	CAS2#	42	CAS3#
7	DQ5	8	DQ6	43	CAS1#	44	RAS0#
9	DQ7	10	V <sub>DD</sub>	45	NC/RAS1#**	46	NC (A12)
11	PRD1	12	A0	47	WE#	48	NC (A13)
13	A1	14	A2	49	DQ18	50	DQ19
15	A3	16	A4	51	DQ20	52	DQ21
17	A5	18	A6	53	DQ22	54	DQ23
19	A10	20	NC	55	NC	56	DQ24
21	DQ8	22	DQ9	57	DQ25	58	DQ26
23	DQ10	24	DQ11	59	DQ28	60	DQ27
25	DQ12	26	DQ13	61	V <sub>DD</sub>	62	DQ29
27	DQ14	28	A7	63	DQ30	64	DQ31
29	NC (A11)	30	V <sub>DD</sub>	65	NC	66	PRD2
31	A8	32	A9	67	PRD3	68	PRD4
33	NC/RAS3#**	34	RAS2#	69	PRD5	70	PRD6
35	DQ15	36	NC	71	PRD7	72	V <sub>SS</sub>

\*\*8MB version only

NOTE: Symbols in parentheses are not used on these modules but may be used for other modules in this product family. They are for reference only.

## FPM Operating Mode

SPEED	t <sub>RC</sub>	t <sub>RAC</sub>	t <sub>PC</sub>	t <sub>AA</sub>	t <sub>CAC</sub>	t <sub>RP</sub>
-6	110ns	60ns	35ns	30ns	15ns	40ns

## PART NUMBERS

### EDO Operating Mode

PART NUMBER	CONFIGURATION	REFRESH
MT2LDT132HG-x X	1 Meg x 32	Standard
MT2LDT132HG-x XS	1 Meg x 32	Self
MT4LDT232HG-x X	2 Meg x 32	Standard
MT4LDT232HG-x XS	2 Meg x 32	Self
MT8LDT432HG-x X	4 Meg x 32	Standard
MT8LDT432HG-x XS	4 Meg x 32	Self

x = speed

### FPM Operating Mode

PART NUMBER	CONFIGURATION	REFRESH
MT2LDT132HG-x	1 Meg x 32	Standard
MT2LDT132HG-x S	1 Meg x 32	Self
MT4LDT232HG-x	2 Meg x 32	Standard
MT4LDT232HG-x S	2 Meg x 32	Self
MT8LDT432HG-x	4 Meg x 32	Standard
MT8LDT432HG-x S	4 Meg x 32	Self

x = speed

## GENERAL DESCRIPTION

The MT2LDT132H(X)(S), MT4LDT232H(X)(S) and MT8LDT432H(X)(S) are randomly accessed 4MB, 8MB and 16MB memories organized in a small-outline x32 configuration. They are specially processed to operate from 3V to 3.6V for low-voltage memory systems.

During READ or WRITE cycles, each bit is uniquely addressed through the address bits, which are entered 10/11 bits (A0-A9/A10) at a time. RAS# is used to latch the first 10/11 bits and CAS# the latter 10/11 bits.

READ and WRITE cycles are selected with the WE# input. A logic HIGH on WE# dictates read mode, while a logic LOW on WE# dictates write mode. During a WRITE cycle, data-in (D) is latched by the falling edge of WE# or CAS#, whichever occurs last. If WE# goes LOW prior to CAS# going LOW, the output pin(s) remain open (High-Z) until the next CAS# cycle.

## FAST PAGE MODE

FAST-PAGE-MODE operations allow faster data operations (READ or WRITE) within a row-address-defined page boundary. The FAST-PAGE-MODE cycle is always initiated with a row address strobed in by RAS#, followed by a column address strobed in by CAS#. Additional columns may be accessed by providing valid column addresses, strobing CAS# and holding RAS# LOW, thus executing faster memory cycles. Returning RAS# HIGH terminates the FAST-PAGE-MODE operation.

## EDO PAGE MODE

EDO PAGE MODE, designated by the "X" version, is an accelerated FAST-PAGE-MODE cycle. The primary advantage of EDO is the availability of data-out even after CAS# goes back HIGH. EDO provides for CAS# precharge time (<sup>1</sup>CP) to occur without the output data going invalid. This elimination of CAS# output control provides for pipelined READs.

FAST-PAGE-MODE modules have traditionally turned the output buffers off (High-Z) with the rising edge of CAS#. EDO operates as any DRAM READ or FAST-PAGE-MODE READ, except data will be held valid or become valid after CAS# goes HIGH, as long as RAS# and OE# are held LOW. (Refer to the 1 Meg x 16 (MT4LC1M16E5) DRAM data sheet for additional information on EDO functionality.)

## REFRESH


Memory cell data is retained in its correct state by maintaining power and executing any RAS# cycle (READ, WRITE) or RAS# refresh cycle (RAS#-ONLY, CBR or HID-DEN) so that all combinations of RAS# addresses are executed at least every <sup>1</sup>REF, regardless of sequence. The CBR REFRESH cycle will invoke the internal refresh counter for automatic RAS# addressing.


An optional self refresh mode is also available. The "S" option allows the user the choice of a fully static, low-power data retention mode or a dynamic refresh mode at the extended refresh period of 128ms. The optional self refresh feature is initiated by performing a CBR REFRESH cycle and holding RAS# LOW for the specified <sup>1</sup>RASS.


The self refresh mode is terminated by driving RAS# HIGH for a minimum time of <sup>1</sup>RPS. This delay allows for the completion of any internal refresh cycles that may be in process at the time of the RAS# LOW-to-HIGH transition. If the DRAM controller uses a distributed refresh sequence, a burst refresh is not required upon exiting self refresh. However, if the DRAM controller utilizes a RAS#-ONLY or burst refresh sequence, all rows must be refreshed within the average internal refresh rate, prior to the resumption of normal operation.

## STANDBY

Returning RAS# and CAS# HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the RAS# HIGH time.

**FUNCTIONAL BLOCK DIAGRAM  
 MT2LDT132H (4MB)**


**FUNCTIONAL BLOCK DIAGRAM  
 MT4LDT232H (8MB)**


**FUNCTIONAL BLOCK DIAGRAM  
 MT8LDT432H (16MB)**


**NOTE:** B1-B4 are x8 memory blocks consisting of two MT4LC4M4B1(S) DRAMs each for FPM or two MT4LC4M4E8(S) DRAMs each for EDO.

**JEDEC-DEFINED  
 PRESENCE-DETECT – MT2LDT132H (4MB)**

SYMBOL	PIN	-5	-6
PRD1	11	NC	NC
PRD2	66	V <sub>ss</sub>	V <sub>ss</sub>
PRD3	67	V <sub>ss</sub>	V <sub>ss</sub>
PRD4	68	NC	NC
PRD5	69	V <sub>ss</sub>	NC
PRD6	70	V <sub>ss</sub>	NC
PRD7	71	X*	X*

**JEDEC-DEFINED  
 PRESENCE-DETECT – MT4LDT232H (8MB)**

SYMBOL	PIN	-5	-6
PRD1	11	NC	NC
PRD2	66	V <sub>ss</sub>	V <sub>ss</sub>
PRD3	67	V <sub>ss</sub>	V <sub>ss</sub>
PRD4	68	V <sub>ss</sub>	V <sub>ss</sub>
PRD5	69	V <sub>ss</sub>	NC
PRD6	70	V <sub>ss</sub>	NC
PRD7	71	X*	X*

**JEDEC-DEFINED  
 PRESENCE-DETECT – MT8LDT432H (16MB)**

SYMBOL	PIN	-5	-6
PRD1	11	NC	NC
PRD2	66	NC	NC
PRD3	67	V <sub>ss</sub>	V <sub>ss</sub>
PRD4	68	NC	NC
PRD5	69	V <sub>ss</sub>	NC
PRD6	70	V <sub>ss</sub>	NC
PRD7	71	X*	X*

\*NC = Normal Refresh / V<sub>ss</sub> = Self Refresh

**ABSOLUTE MAXIMUM RATINGS\***

 Voltage on V<sub>DD</sub> Supply Relative to V<sub>SS</sub> ..... -1V to +4.6V

Voltage on Inputs or I/O Pins

 Relative to V<sub>SS</sub> ..... -1V to +4.6V

 Operating Temperature, T<sub>A</sub> (ambient) ..... 0°C to +70°C

Storage Temperature (plastic) ..... -55°C to +125°C

Power Dissipation ..... 4W

\*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS**

 (Notes: 1) (V<sub>DD</sub> = +3.3V ±0.3V)

PARAMETER/CONDITION		SYMBOL	SIZE	MIN	MAX	UNITS	NOTES
SUPPLY VOLTAGE		V <sub>DD</sub>	ALL	3	3.6	V	
INPUT HIGH VOLTAGE: Logic 1; All inputs		V <sub>IH</sub>	ALL	2	V <sub>DD</sub> + 0.3	V	27
INPUT LOW VOLTAGE: Logic 0; All inputs		V <sub>IL</sub>	ALL	-0.5	0.8	V	27
INPUT LEAKAGE CURRENT: Any input 0V ≤ V <sub>IN</sub> ≤ V <sub>DD</sub> + 0.3V (All other pins not under test = 0V)	CAS0#-CAS3#	I <sub>I1</sub>	4MB	-2	2	μA	
			8MB	-4	4		
			16MB	-4	4		
	A0-A10, WE#	I <sub>I2</sub>	4MB	-4	4	μA	
			8MB	-8	8		
			16MB	-16	16		
	RAS0#-RAS3#	I <sub>I3</sub>	4MB	-2	2	μA	
			8MB	-2	2		
			16MB	-8	8		
OUTPUT LEAKAGE CURRENT: DQ is disabled; 0V ≤ V <sub>OUT</sub> ≤ V <sub>DD</sub> + 0.3V	DQ0-DQ31	I <sub>OZ</sub>	4MB	-10	10	μA	
			8MB	-20	20		
			16MB	-10	10		
OUTPUT LEVELS: Output High Voltage (I <sub>OUT</sub> = -2mA) Output Low Voltage (I <sub>OUT</sub> = 2mA)		V <sub>OH</sub>	ALL	2.4	—	V	
		V <sub>OL</sub>	ALL	—	0.4	V	

**I<sub>CC</sub> OPERATING CONDITIONS AND MAXIMUM LIMITS**

 (Notes: 1, 5, 6) ( $V_{DD} = +3.3V \pm 0.3V$ )

PARAMETER/CONDITION	SYMBOL	SIZE	MAX		UNITS	NOTES
			-5*	-6		
STANDBY CURRENT: TTL (RAS# = CAS# = $V_{IH}$ )	I <sub>CC1</sub>	4MB	2	2	mA	
		8MB	4	4		
		16MB	8	8		
STANDBY CURRENT: CMOS (RAS# = CAS# = $V_{DD} - 0.2V$ )	I <sub>CC2</sub>	4MB	1	1	mA	25
		8MB	2	2		
		16MB	4	4		
	I <sub>CC2</sub> (S only)	4MB	.3	.3	mA	
		8MB	.6	.6		
		16MB	1.2	1.2		
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS#, CAS#, address cycling: $t_{RC} = t_{RC} [MIN]$ )	I <sub>CC3</sub>	4MB	360	340	mA	3, 22
		8MB	362	342		
		16MB	880	800		
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS# = $V_{IL}$ , CAS#, address cycling: $t_{PC} = t_{PC} [MIN]$ )	I <sub>CC4</sub>	4MB	—	340	mA	3, 22
		8MB	—	342		
		16MB	—	640		
OPERATING CURRENT: EDO PAGE MODE ("X" version only) Average power supply current (RAS# = $V_{IL}$ , CAS#, address cycling: $t_{PC} = t_{PC} [MIN]$ )	I <sub>CC5</sub> (X only)	4MB	280	260	mA	3, 22
		8MB	282	262		
		16MB	880	800		
REFRESH CURRENT: RAS#-ONLY Average power supply current (RAS# cycling, CAS# = $V_{IH}$ : $t_{RC} = t_{RC} [MIN]$ )	I <sub>CC6</sub>	4MB	360	340	mA	3, 22
		8MB	362	342		
		16MB	880	800		
REFRESH CURRENT: CBR Average power supply current (RAS#, CAS#, address cycling: $t_{RC} = t_{RC} [MIN]$ )	I <sub>CC7</sub>	4MB	360	340	mA	3, 4
		8MB	362	342		
		16MB	880	800		
REFRESH CURRENT: SELF ("S" version only) Average power supply current: CBR cycling with RAS# $\geq t_{RASS}$ (MIN) and CAS# held LOW; WE# = $V_{DD} - 0.2V$ ; A0-A10, OE# and DIN = $V_{DD} - 0.2V$ or 0.2V (DIN may be left open)	I <sub>CC8</sub> (S only)	4MB	.6	.6	mA	3, 4
		8MB	1.2	1.2		
		16MB	2.4	2.4		

\* EDO version only

**CAPACITANCE**

PARAMETER	SYMBOL	MAX			UNITS	NOTES
		4MB	8MB	16MB		
Input Capacitance: A0-A10	C <sub>I1</sub>	14	24	44	pF	2
Input Capacitance: WE#	C <sub>I2</sub>	18	32	60	pF	2
Input Capacitance: RAS0#-RAS3#	C <sub>I3</sub>	10	10	32	pF	2
Input Capacitance: CAS0#-CAS3#	C <sub>I4</sub>	10	18	18	pF	2
Input/Output Capacitance: DQ0-DQ31	C <sub>I/O</sub>	10	18	10	pF	2



## FAST PAGE MODE AC ELECTRICAL CHARACTERISTICS

(Notes: 5, 6, 7, 8, 9, 12, 19) ( $V_{DD} = +3.3V \pm 0.3V$ )

AC CHARACTERISTICS - FAST PAGE MODE OPTION		-6		UNITS	NOTES
PARAMETER	SYMBOL	MIN	MAX		
Access time from column address	$t_{AA}$		30	ns	
Column-address hold time (referenced to RAS#)	$t_{AR}$	45		ns	
Column-address setup time	$t_{ASC}$	0		ns	
Row-address setup time	$t_{ASR}$	0		ns	
Access time from CAS#	$t_{CAC}$		15	ns	
Column-address hold time	$t_{CAH}$	10		ns	
CAS# pulse width	$t_{CAS}$	15	10,000	ns	
CAS# LOW to "Don't Care" during Self Refresh	$t_{CHD}$	15		ns	26
CAS# hold time (CBR Refresh)	$t_{CHR}$	10		ns	4
CAS# to output in Low-Z	$t_{CLZ}$	3		ns	21
CAS# precharge time	$t_{CP}$	10		ns	13
Access time from CAS# precharge	$t_{CPA}$		35	ns	
CAS# to RAS# precharge time	$t_{CRP}$	5		ns	
CAS# hold time	$t_{CSH}$	60		ns	
CAS# setup time (CBR Refresh)	$t_{CSR}$	5		ns	4
WRITE command to CAS# lead time	$t_{CWL}$	15		ns	
Data-in hold time	$t_{DH}$	10		ns	18
Data-in setup time	$t_{DS}$	0		ns	18
Output buffer turn-off delay	$t_{OFF}$	3	15	ns	17, 21, 23
FAST-PAGE-MODE READ or WRITE cycle time	$t_{PC}$	35		ns	
Access time from RAS#	$t_{RAC}$		60	ns	
RAS# to column-address delay time	$t_{RAD}$	15		ns	15
Row-address hold time	$t_{RAH}$	10		ns	

**FAST PAGE MODE**
**AC ELECTRICAL CHARACTERISTICS**

 (Notes: 5, 6, 7, 8, 9, 12, 19) ( $V_{DD} = +3.3V \pm 0.3V$ )

AC CHARACTERISTICS - FAST PAGE MODE OPTION		-6			
PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
RAS# pulse width	$t_{RAS}$	60	10,000	ns	
RAS# pulse width (FAST PAGE MODE)	$t_{RASP}$	60	125,000	ns	
RAS# pulse width during Self Refresh	$t_{RASS}$	100		$\mu s$	26
Random READ or WRITE cycle time	$t_{RC}$	110		ns	
RAS# to CAS# delay time	$t_{RCD}$	20		ns	14
READ command hold time (referenced to CAS#)	$t_{RCH}$	0		ns	16
READ command setup time	$t_{RCS}$	0		ns	
Refresh period (1,024 cycles) (4MB and 8MB)	$t_{REF}$		16	ms	
Refresh period (2,048 cycles) (16MB)	$t_{REF}$		32	ms	
Refresh period (1,024 and 2,048 cycles) "S" version	$t_{REF}$		128	ms	26
RAS# precharge time	$t_{RP}$	40		ns	
RAS# to CAS# precharge time	$t_{RPC}$	0		ns	
RAS# precharge time exiting Self Refresh	$t_{RPS}$	110		ns	26
READ command hold time (referenced to RAS#)	$t_{RRH}$	0		ns	16
RAS# hold time	$t_{RSH}$	15		ns	
WRITE command to RAS# lead time	$t_{RWL}$	15		ns	
Transition time (rise or fall)	$t_T$	2	50	ns	
WRITE command hold time	$t_{WCH}$	10		ns	
WRITE command hold time (referenced to RAS#)	$t_{WCR}$	45		ns	
WE# command setup time	$t_{WCS}$	0		ns	
WRITE command pulse width	$t_{WP}$	10		ns	
WE# hold time (CBR Refresh)	$t_{WRH}$	10		ns	
WE# setup time (CBR Refresh)	$t_{WRP}$	10		ns	

**EDO PAGE MODE**
**AC ELECTRICAL CHARACTERISTICS**

 (Notes: 5, 6, 7, 8, 9, 12, 19) ( $V_{DD} = +3.3V \pm 0.3V$ )

AC CHARACTERISTICS - EDO PAGE MODE OPTION		-5		-6		UNITS	NOTES
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX		
Access time from column address	$t_{AA}$		25		30	ns	
Column-address setup to CAS# precharge	$t_{ACH}$	12		15		ns	
Column-address hold time (referenced to RAS#)	$t_{AR}$	38		45		ns	
Column-address setup time	$t_{ASC}$	0		0		ns	
Row-address setup time	$t_{ASR}$	0		0		ns	
Access time from CAS#	$t_{CAC}$		13/15*		15	ns	
Column-address hold time	$t_{CAH}$	8		10		ns	
CAS# pulse width	$t_{CAS}$	8	10,000	10	10,000	ns	
CAS# LOW to "Don't Care" during Self Refresh	$t_{CHD}$	15		15		ns	26
CAS# hold time (CBR Refresh)	$t_{CHR}$	8		10		ns	4
CAS# to output in Low-Z	$t_{CLZ}$	0		0		ns	
Data output hold after next CAS# LOW	$t_{COH}$	3		3		ns	
CAS# precharge time	$t_{CP}$	8		10		ns	13
Access time from CAS# precharge	$t_{CPA}$		28		35	ns	
CAS# to RAS# precharge time	$t_{CRP}$	5		5		ns	
CAS# hold time	$t_{CSH}$	38		45		ns	
CAS# setup time (CBR Refresh)	$t_{CSR}$	5		5		ns	4
WRITE command to CAS# lead time	$t_{CWL}$	8		10		ns	
Data-in hold time	$t_{DH}$	8		10		ns	18
Data-in setup time	$t_{DS}$	0		0		ns	18
Output buffer turn-off delay	$t_{OFF}$	0	12	0	15	ns	17, 23
EDO-PAGE-MODE READ or WRITE cycle time	$t_{PC}$	20		25		ns	
Access time from RAS#	$t_{RAC}$		50		60	ns	
RAS# to column-address delay time	$t_{RAD}$	9		12		ns	15
Row-address hold time	$t_{RAH}$	9		10		ns	
RAS# pulse width	$t_{RAS}$	50	10,000	60	10,000	ns	
RAS# pulse width (EDO PAGE MODE)	$t_{RASP}$	50	125,000	60	125,000	ns	
RAS# pulse width during Self Refresh	$t_{RASS}$	100		100		$\mu s$	26
Random READ or WRITE cycle time	$t_{RC}$	84		104		ns	
RAS# to CAS# delay time	$t_{RCD}$	11		14		ns	14

\*4MB and 8MB DIMMs


**EDO PAGE MODE**
**AC ELECTRICAL CHARACTERISTICS**

 (Notes: 5, 6, 7, 8, 9, 12, 19) ( $V_{DD} = +3.3V \pm 0.3V$ )

AC CHARACTERISTICS - EDO PAGE MODE OPTION		-5		-6			
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	NOTES
READ command hold time (referenced to CAS#)	$t_{RCH}$	0		0		ns	16
READ command setup time	$t_{RCS}$	0		0		ns	
Refresh period (1,024 cycles) (4MB and 8MB)	$t_{REF}$		16		16	ms	
Refresh period (2,048 cycles) (16MB)	$t_{REF}$		32		32	ms	
Refresh period (1,024 and 2,048 cycles) "S" version	$t_{REF}$		128		128	ms	26
RAS# precharge time	$t_{RP}$	30		40		ns	
RAS# to CAS# precharge time	$t_{RPC}$	5		5		ns	
RAS# precharge time exiting Self Refresh	$t_{RPS}$	90		105		ns	26
READ command hold time (referenced to RAS#)	$t_{RRH}$	0		0		ns	16
RAS# hold time	$t_{RSH}$	13		15		ns	
WRITE command to RAS# lead time	$t_{RWL}$	13		15		ns	
Transition time (rise or fall)	$t_T$	2	50	2	50	ns	
WRITE command hold time	$t_{WCH}$	8		10		ns	
WRITE command hold time (referenced to RAS#)	$t_{WCR}$	38		45		ns	
WE# command setup time	$t_{WCS}$	0		0		ns	
Output disable delay from WE#	$t_{WHZ}$	0	12	0	15	ns	
WRITE command pulse width	$t_{WP}$	5		5		ns	
WE# pulse to disable at CAS# HIGH	$t_{WPZ}$	10		10		ns	
WE# hold time (CBR Refresh)	$t_{WRH}$	8		10		ns	
WE# setup time (CBR Refresh)	$t_{WRP}$	8		10		ns	

## NOTES

1. All voltages referenced to  $V_{SS}$ .
2. This parameter is sampled.  $V_{DD} = +3.3V$ ;  $f = 1\text{ MHz}$ .
3.  $I_{CC}$  is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
4. Enables on-chip refresh and address counters.
5. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is ensured.
6. An initial pause of  $100\mu s$  is required after power-up, followed by eight RAS# REFRESH cycles (RAS#-ONLY or CBR with WE# HIGH), before proper device operation is ensured. The eight RAS# cycle wake-ups should be repeated any time the  $t_{REF}$  refresh requirement is exceeded.
7. AC characteristics assume  $t_T = 5ns$  for FPM and  $t_T = 2.5ns$  for EDO.
8.  $V_{IH}$  (MIN) and  $V_{IL}$  (MAX) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ).
9. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
10. If  $CAS\# = V_{IH}$ , data output is High-Z.
11. If  $CAS\# = V_{IL}$ , data output may contain data from the last valid READ cycle.
12. Measured with a load equivalent to two TTL gates and  $100pF$ ,  $V_{OL} = 0.8V$  and  $V_{OH} = 2V$ .
13. If  $CAS\#$  is LOW at the falling edge of RAS#, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer,  $CAS\#$  must be pulsed HIGH for  $t_{CP}$ .
14. The  $t_{RCD}$  (MAX) limit is no longer specified.  $t_{RCD}$  (MAX) was specified as a reference point only. If  $t_{RCD}$  was greater than the specified  $t_{RCD}$  (MAX) limit, then access time was controlled exclusively by  $t_{CAC}$  ( $t_{RAC}$  [MIN] no longer applied). With or without the  $t_{RCD}$  (MAX) limit,  $t_{AA}$  and  $t_{CAC}$  must always be met.
15. The  $t_{RAD}$  (MAX) limit is no longer specified.  $t_{RAD}$  (MAX) was specified as a reference point only. If  $t_{RAD}$  was greater than the specified  $t_{RAD}$  (MAX) limit, then access time was controlled exclusively by  $t_{AA}$  ( $t_{RAC}$  and  $t_{CAC}$  no longer applied). With or without the  $t_{RAD}$  (MAX) limit,  $t_{AA}$ ,  $t_{RAC}$  and  $t_{CAC}$  must always be met.
16. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a READ cycle.
17.  $t_{OFF}$  (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
18. These parameters are referenced to  $CAS\#$  leading edge in EARLY WRITE cycles.
19.  $OE\#$  is tied permanently LOW; LATE WRITE or READ-MODIFY-WRITE operations are not permissible and should not be attempted.
20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case,  $WE\# = LOW$  and  $OE\# = HIGH$ .
21. The  $3ns$  minimum is a parameter guaranteed by design.
22. Column address changed once each cycle.
23. With the FPM option,  $t_{OFF}$  is determined by the first RAS# or  $CAS\#$  signal to transition HIGH. In comparison,  $t_{OFF}$  on an EDO option is determined by the latter of the RAS# and  $CAS\#$  signals to transition HIGH.
24. Applies to both FPM and EDO operating modes.
25. All other inputs at  $0.2V$  or  $V_{DD} - 0.2V$ .
26. "S" version only.
27.  $V_{IH}$  overshoot:  $V_{IH} (MAX) = V_{DD} + 2V$  for a pulse width  $\leq 10ns$ , and the pulse width cannot be greater than one third of the cycle rate.  $V_{IL}$  undershoot:  $V_{IL} (MIN) = -2V$  for a pulse width  $\leq 10ns$ , and the pulse width cannot be greater than one third of the cycle rate.

**READ CYCLE <sup>24</sup>**

**FAST PAGE MODE AND EDO PAGE MODE  
 TIMING PARAMETERS**


SYMBOL	-5*		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>AA</sub>		25		30	ns
t <sub>ACH</sub> (EDO)	12		15		ns
t <sub>AR</sub>	38		45		ns
t <sub>ASC</sub>	0		0		ns
t <sub>ASR</sub>	0		0		ns
t <sub>CAC</sub>		13/15**		15	ns
t <sub>CAH</sub>	8		10		ns
t <sub>CAS</sub> (EDO)	8	10,000	10	10,000	ns
t <sub>CAS</sub> (FPM)	—	—	15	10,000	ns
t <sub>CLZ</sub> (EDO)	0		0		ns
t <sub>CLZ</sub> (FPM)	—		3		ns
t <sub>CRP</sub>	5		5		ns
t <sub>CSH</sub> (EDO)	38		45		ns
t <sub>CSH</sub> (FPM)	—		60		ns
t <sub>OFF</sub> (EDO)	0	12	0	15	ns

SYMBOL	-5*		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>OFF</sub> (FPM)	—	—	3	15	ns
t <sub>RAC</sub>		50		60	ns
t <sub>RAD</sub> (EDO)	9		12		ns
t <sub>RAD</sub> (FPM)	—		15		ns
t <sub>RAH</sub>	9		10		ns
t <sub>RAS</sub>	50	10,000	60	10,000	ns
t <sub>RC</sub> (EDO)	84		104		ns
t <sub>RC</sub> (FPM)	—		110		ns
t <sub>RCD</sub> (EDO)	11		14		ns
t <sub>RCD</sub> (FPM)	—		20		ns
t <sub>RCH</sub>	0		0		ns
t <sub>RCS</sub>	0		0		ns
t <sub>RP</sub>	30		40		ns
t <sub>RRH</sub>	0		0		ns
t <sub>RSH</sub>	13		15		ns

\*EDO version only

\*\*4MB and 8MB DIMMs

**NOTE:** 1. For EDO, t<sub>OFF</sub> is referenced from rising edge of RAS# or CAS#, whichever occurs last. For FPM, t<sub>OFF</sub> is referenced from rising edge of RAS# or CAS#, whichever occurs first.

**EARLY WRITE CYCLE <sup>24</sup>**

**FAST PAGE MODE AND EDO PAGE MODE  
 TIMING PARAMETERS**

SYMBOL	-5*		-6		UNITS
	MIN	MAX	MIN	MAX	
$t_{ACH}$ (EDO)	12		15		ns
$t_{AR}$	38		45		ns
$t_{ASC}$	0		0		ns
$t_{ASR}$	0		0		ns
$t_{CAH}$	8		10		ns
$t_{CAS}$ (FPM)	—	—	15	10,000	ns
$t_{CAS}$ (EDO)	8	10,000	10	10,000	ns
$t_{CRP}$	5		5		ns
$t_{CSH}$ (FPM)	—		60		ns
$t_{CSH}$ (EDO)	38		45		ns
$t_{CWL}$ (FPM)	—		15		ns
$t_{CWL}$ (EDO)	8		10		ns
$t_{DH}$	8		10		ns
$t_{DS}$	0		0		ns
$t_{RAD}$ (FPM)	—		15		ns


SYMBOL	-5*		-6		UNITS
	MIN	MAX	MIN	MAX	
$t_{RAD}$ (EDO)	9		12		ns
$t_{RAH}$	9		10		ns
$t_{RAS}$	50	10,000	60	10,000	ns
$t_{RC}$ (FPM)	—		110		ns
$t_{RC}$ (EDO)	84		104		ns
$t_{RCD}$ (FPM)	—		20		ns
$t_{RCD}$ (EDO)	11		14		ns
$t_{RP}$	30		40		ns
$t_{RSH}$	13		15		ns
$t_{RWL}$	13		15		ns
$t_{WCH}$	8		10		ns
$t_{WCR}$	38		45		ns
$t_{WCS}$	0		0		ns
$t_{WP}$ (FPM)	—		10		ns
$t_{WP}$ (EDO)	5		5		ns

\*EDO version only

OBSOLETE


**1, 2, 4 MEG x 32  
DRAM SODIMMs**

## FAST-PAGE-MODE READ CYCLE



## FAST PAGE MODE TIMING PARAMETERS

SYMBOL	-6		UNITS
	MIN	MAX	
tAA		30	ns
tAR	45		ns
tASC	0		ns
tASR	0		ns
tCAC		15	ns
tCAH	10		ns
tCAS	15	10,000	ns
tCLZ	3		ns
tCP	10		ns
tCPA		35	ns
tCRP	5		ns
tCSH	60		ns

SYMBOL	-6		UNITS
	MIN	MAX	
tOFF	3	15	ns
tPC	35		ns
tRAC		60	ns
tRAD	15		ns
tRAH	10		ns
tRASP	60	125,000	ns
tRCD	20		ns
tRCH	0		ns
tRCS	0		ns
tRP	40		ns
tRRH	0		ns
tRSH	15		ns




OBSOLETE

**MICRON**  
 TECHNOLOGY, INC.

**1, 2, 4 MEG x 32  
 DRAM SODIMMs**

### EDO-PAGE-MODE READ CYCLE




### EDO PAGE MODE TIMING PARAMETERS

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>AA</sub>		25		30	ns
t <sub>ACH</sub>	12		15		ns
t <sub>AR</sub>	38		45		ns
t <sub>ASC</sub>	0		0		ns
t <sub>ASR</sub>	0		0		ns
t <sub>CAC</sub>		13/15*		15	ns
t <sub>CAH</sub>	8		10		ns
t <sub>CAS</sub>	8	10,000	10	10,000	ns
t <sub>CLZ</sub>	0		0		ns
t <sub>COH</sub>	3		3		ns
t <sub>CP</sub>	8		10		ns
t <sub>CPA</sub>		28		35	ns
t <sub>CRP</sub>	5		5		ns

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>CSH</sub>	38		45		ns
t <sub>OFF</sub>	0	12	0	15	ns
t <sub>PC</sub>	20		25		ns
t <sub>RAC</sub>		50		60	ns
t <sub>RAD</sub>	9		12		ns
t <sub>RAH</sub>	9		10		ns
t <sub>RASP</sub>	50	125,000	60	125,000	ns
t <sub>RCD</sub>	11		14		ns
t <sub>RCH</sub>	0		0		ns
t <sub>RCS</sub>	0		0		ns
t <sub>RP</sub>	30		40		ns
t <sub>RRH</sub>	0		0		ns
t <sub>RSH</sub>	13		15		ns

\*4MB and 8MB DIMMs

OBSOLETE



**1, 2, 4 MEG x 32  
DRAM SODIMMs**
**FAST/EDO-PAGE-MODE EARLY WRITE CYCLE <sup>24</sup>**

**FAST PAGE MODE AND EDO PAGE MODE  
TIMING PARAMETERS**

SYMBOL	-5*		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>ACH</sub> (EDO)	12		15		ns
t <sub>AR</sub>	38		45		ns
t <sub>ASC</sub>	0		0		ns
t <sub>ASR</sub>	0		0		ns
t <sub>CAH</sub>	8		10		ns
t <sub>CAS</sub> (EDO)	8	10,000	10	10,000	ns
t <sub>CAS</sub> (FPM)	—	—	15	10,000	ns
t <sub>CP</sub>	8		10		ns
t <sub>CRP</sub>	5		5		ns
t <sub>CSH</sub> (EDO)	38		45		ns
t <sub>CSH</sub> (FPM)	—		60		ns
t <sub>CWL</sub> (EDO)	8		10		ns
t <sub>CWL</sub> (FPM)	—		15		ns
t <sub>DH</sub>	8		10		ns
t <sub>DS</sub>	0		0		ns
t <sub>PC</sub> (EDO)	20		25		ns

SYMBOL	-5*		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>PC</sub> (FPM)	—		35		ns
t <sub>RAD</sub> (EDO)	9		12		ns
t <sub>RAD</sub> (FPM)	—		15		ns
t <sub>RAH</sub>	9		10		ns
t <sub>RASP</sub>	50	125,000	60	125,000	ns
t <sub>RCD</sub> (EDO)	11		14		ns
t <sub>RCD</sub> (FPM)	—		20		ns
t <sub>RP</sub>	30		40		ns
t <sub>RSH</sub>	13		15		ns
t <sub>RWL</sub>	13		15		ns
t <sub>WCH</sub>	8		10		ns
t <sub>WCR</sub>	38		45		ns
t <sub>WCS</sub>	0		0		ns
t <sub>WP</sub> (EDO)	5		5		ns
t <sub>WP</sub> (FPM)	—		10		ns

\*EDO version only

### EDO-PAGE-MODE READ EARLY WRITE CYCLE (Pseudo READ-MODIFY-WRITE)




### EDO PAGE MODE TIMING PARAMETERS

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>AA</sub>		25		30	ns
t <sub>ACH</sub>	12		15		ns
t <sub>AR</sub>	38		45		ns
t <sub>ASC</sub>	0		0		ns
t <sub>ASR</sub>	0		0		ns
t <sub>CAC</sub>		13/15*		15	ns
t <sub>CAH</sub>	8		10		ns
t <sub>CAS</sub>	8	10,000	10	10,000	ns
t <sub>COH</sub>	3		3		ns
t <sub>CP</sub>	8		10		ns
t <sub>CPA</sub>		28		35	ns
t <sub>CRP</sub>	5		5		ns
t <sub>CSH</sub>	38		45		ns
t <sub>DH</sub>	8		10		ns

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>DS</sub>	0		0		ns
t <sub>PC</sub>	20		25		ns
t <sub>RAC</sub>		50		60	ns
t <sub>RAD</sub>	9		12		ns
t <sub>RAH</sub>	9		10		ns
t <sub>RASP</sub>	50	125,000	60	125,000	ns
t <sub>RCD</sub>	11		14		ns
t <sub>RCH</sub>	0		0		ns
t <sub>RCS</sub>	0		0		ns
t <sub>RP</sub>	30		40		ns
t <sub>RSH</sub>	13		15		ns
t <sub>WCH</sub>	8		10		ns
t <sub>WCS</sub>	0		0		ns
t <sub>WHZ</sub>	0	12	0	15	ns

\*4MB and 8MB DIMMs

### FAST-PAGE-MODE READ EARLY WRITE CYCLE (Pseudo READ-MODIFY-WRITE)




## FAST PAGE MODE TIMING PARAMETERS

SYMBOL	-6		UNITS
	MIN	MAX	
<sup>t</sup> AA		30	ns
<sup>t</sup> AR	45		ns
<sup>t</sup> ASC	0		ns
<sup>t</sup> ASR	0		ns
<sup>t</sup> CAC		15	ns
<sup>t</sup> CAH	10		ns
<sup>t</sup> CAS	15	10,000	ns
<sup>t</sup> CLZ	3		ns
<sup>t</sup> CP	10		ns
<sup>t</sup> CRP	5		ns
<sup>t</sup> CSH	60		ns
<sup>t</sup> CWL	15		ns
<sup>t</sup> DH	10		ns
<sup>t</sup> DS	0		ns

SYMBOL	-6		UNITS
	MIN	MAX	
<sup>t</sup> OFF	3	15	ns
<sup>t</sup> PC	35		ns
<sup>t</sup> RAC		60	ns
<sup>t</sup> RAD	15		ns
<sup>t</sup> RAH	10		ns
<sup>t</sup> RASP	60	125,000	ns
<sup>t</sup> RCD	20		ns
<sup>t</sup> RCS	0		ns
<sup>t</sup> RP	40		ns
<sup>t</sup> RSH	15		ns
<sup>t</sup> RWL	15		ns
<sup>t</sup> WCH	10		ns
<sup>t</sup> WCS	0		ns
<sup>t</sup> WP	10		ns

**NOTE:** 1. Do not drive data prior to tristate.

### EDO READ CYCLE (with WE#-controlled disable)



### EDO PAGE MODE TIMING PARAMETERS

SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>AA</sub>		25		30	ns
t <sub>AR</sub>	38		45		ns
t <sub>ASC</sub>	0		0		ns
t <sub>ASR</sub>	0		0		ns
t <sub>CAC</sub>		13/15*		15	ns
t <sub>CAH</sub>	8		10		ns
t <sub>CAS</sub>	8	10,000	10	10,000	ns
t <sub>CLZ</sub>	0		0		ns
t <sub>CP</sub>	8		10		ns
t <sub>CRP</sub>	5		5		ns


SYMBOL	-5		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>CSH</sub>	38		45		ns
t <sub>RAC</sub>		50		60	ns
t <sub>RAD</sub>	9		12		ns
t <sub>RAH</sub>	9		10		ns
t <sub>RCD</sub>	11		14		ns
t <sub>RCH</sub>	0		0		ns
t <sub>RCS</sub>	0		0		ns
t <sub>WHZ</sub>	0	12	0	15	ns
t <sub>WPZ</sub>	10		10		ns

\*4MB and 8MB DIMMs

OBSOLETE

**MICRON**  
TECHNOLOGY, INC.
**1, 2, 4 MEG x 32  
 DRAM SODIMMs**

### RAS#-ONLY REFRESH CYCLE <sup>24</sup>





### FAST PAGE MODE AND EDO PAGE MODE TIMING PARAMETERS

SYMBOL	-5*		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>ASR</sub>	0		0		ns
t <sub>CRP</sub>	5		5		ns
t <sub>CSR</sub>	5		5		ns
t <sub>RAH</sub>	9		10		ns
t <sub>RAS</sub>	50	10,000	60	10,000	ns
t <sub>RC (FPM)</sub>	—		110		ns

SYMBOL	-5*		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>RC (EDO)</sub>	84		104		ns
t <sub>RP</sub>	30		40		ns
t <sub>RPC (FPM)</sub>	—		0		ns
t <sub>RPC (EDO)</sub>	5		5		ns
t <sub>WRH</sub>	8		10		ns
t <sub>WRP</sub>	8		10		ns

\*EDO version only

**SELF REFRESH CYCLE** <sup>24, 26</sup>  
 (Addresses = DON'T CARE)

**CBR REFRESH CYCLE** <sup>24</sup>  
 (Addresses = DON'T CARE)


DON'T CARE  
 UNDEFINED

**FAST PAGE MODE AND EDO PAGE MODE  
 TIMING PARAMETERS**

SYMBOL	-5*		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>CHD</sub>	15		15		ns
t <sub>CHR</sub>	8		10		ns
t <sub>CP</sub>	8		10		ns
t <sub>CSR</sub>	5		5		ns
t <sub>RAS</sub>	50	10,000	60	10,000	ns
t <sub>RASS</sub>	100		100		μs
t <sub>RP</sub>	30		40		ns

SYMBOL	-5*		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>RPC</sub> (FPM)	—		0		ns
t <sub>RPC</sub> (EDO)	5		5		ns
t <sub>RPS</sub> (FPM)	—		110		ns
t <sub>RPS</sub> (EDO)	90		105		ns
t <sub>WRH</sub>	8		10		ns
t <sub>WRP</sub>	8		10		ns


\*EDO version only

**NOTE:** 1. Once t<sub>RASS</sub> (MIN) is met and RAS# remains LOW, the DRAM will enter Self Refresh mode.  
 2. Once t<sub>RPS</sub> is satisfied, a complete burst of all rows should be executed.

OBSOLETE

**MICRON**  
TECHNOLOGY, INC.
**1, 2, 4 MEG x 32  
 DRAM SODIMMs**

### HIDDEN REFRESH CYCLE <sup>20, 24</sup> (WE# = HIGH)



### FAST PAGE MODE AND EDO PAGE MODE TIMING PARAMETERS

SYMBOL	-5*		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>AA</sub>		25		30	ns
t <sub>AR</sub>	38		45		ns
t <sub>ASC</sub>	0		0		ns
t <sub>ASR</sub>	0		0		ns
t <sub>CAC</sub>		13/15**		15	ns
t <sub>CAH</sub>	8		10		ns
t <sub>CHR</sub>	8		10		ns
t <sub>CLZ</sub> (FPM)	—		3		ns
t <sub>CLZ</sub> (EDO)	0		0		ns
t <sub>CRP</sub>	5		5		ns
t <sub>OFF</sub> (FPM)	—	—	3	15	ns
t <sub>OFF</sub> (EDO)	0	12	0	15	ns

SYMBOL	-5*		-6		UNITS
	MIN	MAX	MIN	MAX	
t <sub>RAC</sub>		50		60	ns
t <sub>RAD</sub> (FPM)	—		15		ns
t <sub>RAD</sub> (EDO)	9		12		ns
t <sub>RAH</sub>	9		10		ns
t <sub>RAS</sub>	50	10,000	60	10,000	ns
t <sub>RC</sub> (FPM)	—		110		ns
t <sub>RC</sub> (EDO)	84		104		ns
t <sub>RCD</sub> (FPM)	—		20		ns
t <sub>RCD</sub> (EDO)	11		14		ns
t <sub>RP</sub>	30		40		ns
t <sub>RSH</sub>	13		15		ns

\*EDO version only

\*\*4MB and 8MB DIMMs




OBSOLETE


**MICRON**  
TECHNOLOGY, INC.

**1, 2, 4 MEG x 32  
DRAM SODIMMs**

**72-PIN SODIMM**  
**DG-1 (1 Meg x 32)**



**72-PIN SODIMM**  
**DG-2 (2 Meg x 32)**



**NOTE:** 1. All dimensions in inches (millimeters)  $\frac{\text{MAX}}{\text{MIN}}$  or typical where noted.

**MICRON**  
TECHNOLOGY, INC.

**72-PIN SODIMM**  
DG-3 (4 Meg x 32)

Top view of the package showing dimensions and pin locations. Key dimensions include:

- Overall width: 2.345 (59.82)
- Overall length: 2.034 (51.66)
- Pin pitch: 0.050 (1.27) TYP
- Distance from center to first pin: 0.197 (5.00)
- Distance from center to last pin: 0.150 (3.80) MAX
- Pin 1 location: 0.071 (1.80) by 0.125 (3.18)
- Pin 71 (PIN 72 on backside) location: 0.071 (1.80) by 0.125 (3.18)

**NOTE:** 1. All dimensions in inches (millimeters)  $\frac{\text{MAX}}{\text{MIN}}$  or typical where noted.

**MICRON<sup>®</sup>**  
TECHNOLOGY, INC.

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900  
E-mail: [prodmktg@micron.com](mailto:prodmktg@micron.com), Internet: <http://www.micron.com>, Customer Comment Line: 800-932-4992  
Micron is a registered trademark of Micron Technology, Inc.