

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS M37735EHLXXXHP

PROM VERSION OF M37735MHLXXXHP

DESCRIPTION

The M37735EHLXXXHP is a single-chip microcomputer using the 7700 Family core. This single-chip microcomputer has a CPU and a bus interface unit. The CPU is a 16-bit parallel processor that can be an 8-bit parallel processor, and the bus interface unit enhances the memory access efficiency to execute instructions fast. This microcomputer also includes a 32 kHz oscillation circuit, in addition to the PROM, RAM, multiple-function timers, serial I/O, A-D converter, and so on.

Its strong points are the low power dissipation, the low supply voltage and the small package.

The M37735EHLXXXHP has the same function as the M37735MHLXXXHP except that the built-in ROM is PROM. (Refer to the basic function blocks description.)

FEATURES

- Number of basic instructions 103
- Memory size PROM 124 Kbytes
RAM 3968 bytes
- Instruction execution time
The fastest instruction at 12 MHz frequency 333 ns


- Single power supply 2.7–5.5 V
- Low power dissipation (At 3 V supply voltage, 12 MHz frequency) 9 mW (Typ.)
- Interrupts 19 types, 7 levels
- Multiple-function 16-bit timer 5 + 3
- Serial I/O (UART or clock synchronous) 3
- 10-bit A-D converter 8-channel inputs
- Watchdog timer
- Programmable input/output
(ports P0, P1, P2, P3, P4, P5, P6, P7, P8) 68
- Clock generating circuit 2 circuits built-in
- Small package 80-pin plastic molded fine-pitch QFP (0.5 mm lead pitch)

APPLICATION

Control devices for general commercial equipment such as office automation, office equipment, personal information equipment, and so on.

Control devices for general industrial equipment such as communication equipment, and so on.


PIN CONFIGURATION (TOP VIEW)



Outline 80P6D-A, 80P6Q-A

PRELIMINARY
 Notice: This is not a final specification.
 Some parametric limits are subject to change.

M37735EHLXXXHP BLOCK DIAGRAM



FUNCTIONS OF M37735EHLXXXHP

Parameter		Functions
Number of basic instructions		103
Instruction execution time		333 ns (the fastest instruction at external clock 12 MHz frequency)
Memory size	PROM	124 Kbytes
	RAM	3968 bytes
Input/Output ports	P0 – P2, P4 – P8	8-bit X 8
	P3	4-bit X 1
Multi-function timers	TA0, TA1, TA2, TA3, TA4	16-bit X 5
	TB0, TB1, TB2	16-bit X 3
Serial I/O		(UART or clock synchronous serial I/O) X 3
A-D converter		10-bit X 1 (8 channels)
Watchdog timer		12-bit X 1
Interrupts		3 external types, 16 internal types Each interrupt can be set to the priority level (0 – 7.)
Clock generating circuit		2 circuits built-in (externally connected to a ceramic resonator or a quartz-crystal oscillator)
Supply voltage		2.7 – 5.5 V
Power dissipation		9 mW (at 3 V supply voltage, external clock 12 MHz frequency) 22.5 mW (at 5 V supply voltage, external clock 12 MHz frequency)
Input/Output characteristic	Input/Output voltage	5 V
	Output current	5 mA
Memory expansion		Maximum 1 Mbytes
Operating temperature range		–40 to 85 °C
Device structure		CMOS high-performance silicon gate process
Package		80-pin plastic molded fine-pitch QFP (80P6D-A;0.5 mm lead pitch)

PIN DESCRIPTION

Pin	Name	Input/Output	Functions
Vcc, Vss	Power source		Apply 2.7 – 5.5 V to Vcc and 0 V to Vss.
CNVss	CNVss input	Input	This pin controls the processor mode. Connect to Vss for the single-chip mode and the memory expansion mode, and to Vcc for the microprocessor mode.
RESET	Reset input	Input	When "L" level is applied to this pin, the microcomputer enters the reset state.
XIN	Clock input	Input	These are pins of main-clock generating circuit. Connect a ceramic resonator or a quartz-crystal oscillator between XIN and XOUT. When an external clock is used, the clock source should be connected to the XIN pin, and the XOUT pin should be left open.
XOUT	Clock output	Output	
E	Enable output	Output	In the single-chip mode, this pin functions as the enable signal output pin which indicates the access status in the internal bus. In the memory expansion mode or the microprocessor mode, this pin functions as the \overline{RDE} signal output pin.
BYTE	External data bus width selection input	Input	In the memory expansion mode or the microprocessor mode, this pin determines whether the external data bus has an 8-bit width or a 16-bit width. The data bus has a 16-bit width when "L" signal is input and an 8-bit width when "H" signal is input.
AVcc, AVss	Analog power source input		Power source input pin for the A-D converter. Externally connect AVcc to Vcc and AVss to Vss.
VREF	Reference voltage input	Input	This is reference voltage input pin for the A-D converter.
P0 ₀ – P0 ₇	I/O port P0	I/O	In the single-chip mode, port P0 becomes an 8-bit I/O port. An I/O direction register is available so that each pin can be programmed for input or output. These ports are in the input mode when reset. In the memory expansion mode or the microprocessor mode, these pins output $\overline{CS_0}$ – $\overline{CS_4}$, RSMP signals, and address (A ₁₆ , A ₁₇).
P1 ₀ – P1 ₇	I/O port P1	I/O	In the single-chip mode, these pins have the same functions as port P0. When the BYTE pin is set to "L" in the memory expansion mode or the microprocessor mode and external data bus has a 16-bit width, high-order data (D ₈ – D ₁₅) is input/output or an address (A ₈ – A ₁₅) is output. When the BYTE pin is "H" and an external data bus has an 8-bit width, only address (A ₈ – A ₁₅) is output.
P2 ₀ – P2 ₇	I/O port P2	I/O	In the single-chip mode, these pins have the same functions as port P0. In the memory expansion mode or the microprocessor mode, low-order data (D ₀ – D ₇) is input/output or an address (A ₀ – A ₇) is output.
P3 ₀ – P3 ₃	I/O port P3	I/O	In the single-chip mode, these pins have the same function as port P0. In the memory expansion mode or the microprocessor mode, WEL, WEH, ALE, and HLDA signals are output.
P4 ₀ – P4 ₇	I/O port P4	I/O	In the single-chip mode, these pins have the same functions as port P0. In the memory expansion mode or the microprocessor mode, P4 ₀ , P4 ₁ , and P4 ₂ become HOLD and RDY input pins, and clock ϕ_1 output pin, respectively. Functions of the other pins are the same as in the single-chip mode. However, in the memory expansion mode, P4 ₂ also functions as an I/O port.
P5 ₀ – P5 ₇	I/O port P5	I/O	In addition to having the same functions as port P0 in the single-chip mode, these pins also function as I/O pins for timers A0 to A3 and input pins for key input interrupt input (KI ₀ – KI ₃).
P6 ₀ – P6 ₇	I/O port P6	I/O	In addition to having the same functions as port P0 in the single-chip mode, these pins also function as I/O pins for timer A4, input pins for external interrupt input (INT ₀ – INT ₂) and input pins for timers B0 to B2. P6 ₇ also functions as sub-clock ϕ_{SUB} output pin.
P7 ₀ – P7 ₇	I/O port P7	I/O	In addition to having the same functions as port P0 in the single-chip mode, these pins function as input pins for A-D converter. P7 ₂ to P7 ₅ also function as I/O pins for UART2. Additionally, P7 ₆ and P7 ₇ have the function as the output pin (XCOUT) and the input pin (XCIN) of the sub-clock (32 kHz) oscillation circuit, respectively. When P7 ₆ and P7 ₇ are used as the XCOUT and XCIN pins, connect a resonator or an oscillator between the both.
P8 ₀ – P8 ₇	I/O port P8	I/O	In addition to having the same functions as port P0 in the single-chip mode, these pins also function as I/O pins for UART 0 and UART 1.

PIN DESCRIPTION (EPROM MODE)

Pin	Name	Input/Output	Functions
VCC, VSS	Power supply		Supply 5V±10% to Vcc and 0V to Vss.
CNVSS	VPP input	Input	Connect to VPP when programming or verifying.
BYTE	VPP input	Input	Connect to VPP when programming or verifying.
RESET	Reset input	Input	Connect to Vss.
XIN	Clock input	Input	Connect a ceramic resonator between XIN and XOUT.
XOUT	Clock output	Output	
E	Enable output	Output	Keep open.
AVcc, AVss	Analog supply input		Connect AVcc to Vcc and AVss to Vss.
VREF	Reference voltage input	Input	Connect to Vss.
P00 – P07	Address input (A0 – A7)	Input	Port P0 functions as the lower 8 bits address input (A0 – A7).
P10 – P17	Address input (A8 – A15)	Input	Port P1 functions as the higher 8 bits address input (A8 – A15).
P20 – P27	Data I/O (D0 – D7)	I/O	Port P2 functions as the 8 bits data bus(D0 – D7).
P30	Address input (A16)	Input	P30 functions as the most significant bit address input (A16).
P31 – P33	Input port P3	Input	Connect to Vss.
P40 – P47	Input port P4	Input	Connect to Vss.
P50 – P57	Control signal input	Input	P50, P51 and P52 function as PGM, OE and CE input pins respectively. Connect P53, P54, P55 and P56 to Vcc. Connect P57 to Vss.
P60 – P67	Input port P6	Input	Connect to Vss.
P70 – P77	Input port P7	Input	Connect to Vss.
P80 – P87	Input port P8	Input	Connect to Vss.

BASIC FUNCTION BLOCKS

The M37735EHLXXXHP has the same functions as the M37735MHBXXXFP except for the following :

- (1) The built-in ROM is PROM.
- (2) The status of bit 3 of the oscillation circuit control register 1 (address 6F₁₆) at a reset is different.
- (3) The usage condition of bit 3 of the oscillation circuit control register 1 is different.
- (4) Part of the processor mode selection method is different.

Accordingly, refer to the basic function blocks description in the M37735MHBXXXFP except for Figure 1 (bit configuration of oscillation circuit control register 1), Figure 3 (microcomputer internal status during reset), and Table 1 (microprocessor mode selection method).

In the M37735EHLXXXHP, bit 3 of the oscillation circuit control register 1 must be "0". (Refer to Figure 1.) Bit 3 is "1" at a reset. Accordingly, write "0" to bit 3 in the single-chip mode after reset.

Figure 2 shows how to write data in oscillation circuit control register 1. In the M37735EHLXXXHP, the microprocessor mode cannot be selected by connecting the CNVss pin to Vcc. Connect the CNVss pin to Vss and start the microcomputer operating from the single-chip mode.

Table 1. Relationship between CNVss pin input level and processor modes

CNVss	Mode	Description
Vss	<ul style="list-style-type: none"> ● Single-chip ● Memory expansion ● Microprocessor 	Single-chip mode upon starting after reset. Each mode can be selected by changing the processor mode bits by software.




Fig. 1 Bit configuration of oscillation circuit control register 1 (corresponding to Figure 63 in data sheet "M37735MHBXXXFP")




Fig. 2 How to write data in oscillation circuit control register 1 (identical with Figure 64 in data sheet "M37735MHBXXXFP")

RESET CIRCUIT

The microcomputer is released from the reset state when the $\overline{\text{RESET}}$ pin is returned to "H" level after holding it at "L" level with the power source voltage at 2.7 – 5.5 V. Program execution starts at the address formed by setting address $A_{23} - A_{16}$ to 00_{16} , $A_{15} - A_8$ to the contents of address FFFF_{16} , and $A_7 - A_0$ to the contents of address FFFE_{16} . Figure 3 shows the microcomputer internal status during reset. Figure 4 shows an example of a reset circuit. When the stabilized clock is input from the external to the main-clock oscillation circuit, the reset input voltage must be 0.55 V or less when the power source voltage reaches 2.7 V. When a resonator/oscillator is connected to the main-clock oscillation circuit, change the reset input voltage from "L" to "H" after the main-clock oscillation is fully stabilized.





































Fig. 4 Example of a reset circuit

	Address		Address
Port P0 direction register	(04 ₁₆)... 00 ₁₆	Watchdog timer frequency selection flag	(61 ₁₆)...         0
Port P1 direction register	(05 ₁₆)... 00 ₁₆	Memory allocation control register	(63 ₁₆)...    0 0 0 0 0
Port P2 direction register	(08 ₁₆)... 00 ₁₆	UART2 transmit/receive mode register	(64 ₁₆)...  0 0 0 0 0 0 0
Port P3 direction register	(09 ₁₆)...     0 0 0 0	UART2 transmit/receive control register 0	(68 ₁₆)...     1 0 0 0
Port P4 direction register	(0C ₁₆)... 00 ₁₆	UART2 transmit/receive control register 1	(69 ₁₆)... 0 0 0 0 0 0 1 0
Port P5 direction register	(0D ₁₆)... 00 ₁₆	Oscillation circuit control register 0	(6C ₁₆)...  0 0 0 0 0  1
Port P6 direction register	(10 ₁₆)... 00 ₁₆	Port function control register	(6D ₁₆)... 00 ₁₆
Port P7 direction register	(11 ₁₆)... 00 ₁₆	Serial transmit control register	(6E ₁₆)...  0 0          

EPROM MODE

The M37735EHLXXXHP features an EPROM mode in addition to its normal modes. When the RESET signal level is "L", the chip automatically enters the EPROM mode. Table 2 lists the correspondence between pins and Figure 5 shows the pin connections in the EPROM mode.

The EPROM mode is the 1M mode for the EPROM that is equivalent to the M5M27C101K.

When in the EPROM mode, ports P0, P1, P2, P30, P50, P51, P52, CNVss and BYTE are used for the EPROM (equivalent to the M5M27C101K). When in this mode, the built-in PROM can be programmed or read from using these pins in the same way as with the M5M27C101K.


This chip does not have Device Identifier Mode, so that set the corresponding program algorithm. The program area should specify

address 0100016 – 1FFFF16.

Connect the clock which is either ceramic resonator or external clock to XIN pin and XOUT pin.

Table 2. Pin function in EPROM mode

	M37735EHLXXXHP	M5M27C101K
VCC	VCC	VCC
VPP	CNVss, BYTE	VPP
VSS	Vss	Vss
Address input	Ports P0, P1, P30	A0 – A16
Data I/O	Port P2	D0 – D7
CE	P52	CE
OE	P51	OE
PGM	P50	PGM



FUNCTION IN EPROM MODE 1M mode (equivalent to the M5M27C101K)

Reading

To read the EPROM, set the $\overline{\text{CE}}$ and $\overline{\text{OE}}$ pins to a "L" level. Input the address of the data ($A_0 - A_{16}$) to be read, and the data will be output to the I/O pins $D_0 - D_7$. The data I/O pins will be floating when either the $\overline{\text{CE}}$ or $\overline{\text{OE}}$ pins are in the "H" state.

Programming

Programming must be performed in 8 bits by a byte program. To program to the EPROM, set the $\overline{\text{CE}}$ pin to a "L" level and the $\overline{\text{OE}}$ pin to a "H" level. The CPU will enter the programming mode when 12.5 V is applied to the V_{PP} pin. The address to be programmed to is selected with pins $A_0 - A_{16}$, and the data to be programmed is input to pins $D_0 - D_7$. Set the $\overline{\text{PGM}}$ pin to a "L" level to being programming.

Programming operation

To program the M37735EHLXXXHP, first set $V_{CC} = 6 \text{ V}$, $V_{PP} = 12.5 \text{ V}$, and set the address to 0100016. Apply a 0.2 ms programming pulse, check that the data can be read, and if it cannot be read OK, repeat the procedure, applying a 0.2 ms programming pulse and checking that the data can be read until it can be read OK. Record the accumulated number of pulse applied (X) before the data can be read OK, and then write the data again, applying a further once this number of pulses ($0.2 \times X \text{ ms}$).

When this series of programming operations is complete, increment the address, and continue to repeat the procedure above until the last address has been reached.

Finally, when all addresses have been programmed, read with $V_{CC} = V_{PP} = 5 \text{ V}$ (or $V_{CC} = V_{PP} = 5.5 \text{ V}$).

Table 3. I/O signal in each mode

Mode \ Pin	$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{PGM}}$	V_{PP}	V_{CC}	Data I/O
Read-out	V _{IL}	V _{IL}	X	5 V	5 V	Output
Output	V _{IL}	V _{IH}	X	5 V	5 V	Floating
Disable	V _{IH}	X	X	5 V	5 V	Floating
Programming	V _{IL}	V _{IH}	V _{IL}	12.5 V	6 V	Input
Programming Verify	V _{IL}	V _{IL}	V _{IH}	12.5 V	6 V	Output
Program Disable	V _{IH}	V _{IH}	V _{IH}	12.5 V	6 V	Floating


Note 1 : An X indicates either V_{IL} or V_{IH}.

Programming operation (equivalent to the M5M27C101K)

AC ELECTRICAL CHARACTERISTICS ($T_a = 25 \pm 5 \text{ }^\circ\text{C}$, $V_{CC} = 6 \text{ V} \pm 0.25 \text{ V}$, $V_{PP} = 12.5 \pm 0.3 \text{ V}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
t _{AS}	Address setup time		2			μs
t _{OES}	$\overline{\text{OE}}$ setup time		2			μs
t _{DS}	Data setup time		2			μs
t _{AH}	Address hold time		0			μs
t _{DH}	Data hold time		2			μs
t _{DFP}	Output enable to output float delay		0		130	ns
t _{VCS}	V_{CC} setup time		2			μs
t _{VPS}	V_{PP} setup time		2			μs
t _{PW}	$\overline{\text{PGM}}$ pulse width		0.19	0.2	0.21	ms
t _{OPW}	$\overline{\text{PGM}}$ over program pulse width		0.19		5.25	ms
t _{CES}	$\overline{\text{CE}}$ setup time		2			μs
t _{OE}	Data valid from $\overline{\text{OE}}$				150	ns

AC waveforms



Test conditions for A.C. characteristics


Input voltage : $V_{IL} = 0.45 \text{ V}$, $V_{IH} = 2.4 \text{ V}$

Input rise and fall times (10 % – 90 %) : $\leq 20 \text{ ns}$

Reference voltage at timing measurement : Input, Output

"L" = 0.8 V, "H" = 2 V


Programming algorithm flow chart



$*4.5 \text{ V} \leq V_{CC} = V_{PP} \leq 5.5 \text{ V}$

SAFETY INSTRUCTIONS

- (1) A high voltage is used for programming. Take care that over-voltage is not applied. Take care especially at power on.
- (2) The programmable M37735EHLHP that is shipped in blank is also provided. For the M37735EHLHP, Mitsubishi Electric corp. does not perform PROM programming test and screening following the assembly processes. To improve reliability after programming, performing programming and test according to the flow below before use is recommended.



Caution : Never expose to 150 °C exceeding 100 hours.

ADDRESSING MODES

The M37735EHLXXXHP has 28 powerful addressing modes. Refer to the "7700 Family Software Manual" for the details.

MACHINE INSTRUCTION LIST

The M37735EHLXXXHP has 103 machine instructions. Refer to the "7700 Family Software Manual" for the details.

DATA REQUIRED FOR PROM ORDERING

Please send the following data for writing to PROM.

- (1) M37735EHLXXXHP writing to PROM order confirmation form
- (2) 80P6D, 80P6Q mark specification form
- (3) ROM data (EPROM 3 sets)

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{cc}	Power source voltage		−0.3 to +7	V
AV _{cc}	Analog power source voltage		−0.3 to +7	V
V _I	Input voltage RESET, CNVss, BYTE		−0.3 to +12 (Note)	V
V _I	Input voltage P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, V _{REF} , X _{IN}		−0.3 to V _{cc} + 0.3	V
V _O	Output voltage P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, X _{OUT} , E		−0.3 to V _{cc} + 0.3	V
P _d	Power dissipation	T _a = 25 °C	200	mW
T _{opr}	Operating temperature		−40 to +85	°C
T _{stg}	Storage temperature		−65 to +150	°C

Note. When the EPROM is programmed, input voltage of pins CNVss and BYTE is 13 V respectively.

RECOMMENDED OPERATING CONDITIONS (V_{cc} = 2.7 – 5.5 V, T_a = −40 to +85 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
V _{cc}	Power source voltage	f(X _{IN}) : Operating f(X _{IN}) : Stopped, f(X _{CIN}) = 32.768 kHz	2.7	5.5	V
AV _{cc}	Analog power source voltage		V _{cc}		V
V _{ss}	Power source voltage		0		V
AV _{ss}	Analog power source voltage		0		V
V _{IH}	High-level input voltage P00 – P07, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, X _{IN} , RESET, CNVss, BYTE, X _{CIN} (Note 3)	0.8 V _{cc}		V _{cc}	V
V _{IH}	High-level input voltage P10 – P17, P20 – P27 (in single-chip mode)	0.8 V _{cc}		V _{cc}	V
V _{IH}	High-level input voltage P10 – P17, P20 – P27 (in memory expansion mode and microprocessor mode)	0.5 V _{cc}		V _{cc}	V
V _{IL}	Low-level input voltage P00 – P07, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, X _{IN} , RESET, CNVss, BYTE, X _{CIN} (Note 3)	0		0.2V _{cc}	V
V _{IL}	Low-level input voltage P10 – P17, P20 – P27 (in single-chip mode)	0		0.2V _{cc}	V
V _{IL}	Low-level input voltage P10 – P17, P20 – P27 (in memory expansion mode and microprocessor mode)	0		0.16V _{cc}	V
I _{OH(peak)}	High-level peak output current P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87			−10	mA
I _{OH(avg)}	High-level average output current P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87			−5	mA
I _{OL(peak)}	Low-level peak output current P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P43, P54 – P57, P60 – P67, P70 – P77, P80 – P87			10	mA
I _{OL(peak)}	Low-level peak output current P44 – P47, P50 – P53			16	mA
I _{OL(avg)}	Low-level average output current P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P43, P54 – P57, P60 – P67, P70 – P77, P80 – P87			5	mA
I _{OL(avg)}	Low-level average output current P44 – P47, P50 – P53			12	mA
f(X _{IN})	Main-clock oscillation frequency (Note 4)			12	MHz
f(X _{CIN})	Sub-clock oscillation frequency		32.768	50	kHz

Notes 1. Average output current is the average value of a 100 ms interval.

- The sum of I_{OL(peak)} for ports P0, P1, P2, P3, and P8 must be 80 mA or less, the sum of I_{OH(peak)} for ports P0, P1, P2, P3, and P8 must be 80 mA or less, the sum of I_{OL(peak)} for ports P4, P5, P6, and P7 must be 100 mA or less, and the sum of I_{OH(peak)} for ports P4, P5, P6, and P7 must be 80 mA or less.
- Limits V_{IH} and V_{IL} for X_{CIN} are applied when the sub clock external input selection bit = "1".
- The maximum value of f(X_{IN}) = 6 MHz when the main clock division selection bit = "1".

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $V_{SS} = 0\text{ V}$, $T_a = -40\text{ to }+85\text{ }^{\circ}\text{C}$, $f(X_{IN}) = 12\text{ MHz}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
V_{OH}	High-level output voltage P00 – P07, P10 – P17, P20 – P27, P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87	$V_{CC} = 5\text{ V}$, $I_{OH} = -10\text{ mA}$	3			V
		$V_{CC} = 3\text{ V}$, $I_{OH} = -1\text{ mA}$	2.5			
V_{OH}	High-level output voltage P00 – P07, P10 – P17, P20 – P27, P33	$V_{CC} = 5\text{ V}$, $I_{OH} = -400\text{ }\mu\text{A}$	4.7			V
V_{OH}	High-level output voltage P30 – P32	$V_{CC} = 5\text{ V}$, $I_{OH} = -10\text{ mA}$	3.1			V
		$V_{CC} = 5\text{ V}$, $I_{OH} = -400\text{ }\mu\text{A}$	4.8			
		$V_{CC} = 3\text{ V}$, $I_{OH} = -1\text{ mA}$	2.6			
V_{OH}	High-level output voltage \bar{E}	$V_{CC} = 5\text{ V}$, $I_{OH} = -10\text{ mA}$	3.4			V
		$V_{CC} = 5\text{ V}$, $I_{OH} = -400\text{ }\mu\text{A}$	4.8			
		$V_{CC} = 3\text{ V}$, $I_{OH} = -1\text{ mA}$	2.6			
V_{OL}	Low-level output voltage P00 – P07, P10 – P17, P20 – P27, P33, P40 – P43, P54 – P57, P60 – P67, P70 – P77, P80 – P87	$V_{CC} = 5\text{ V}$, $I_{OL} = 10\text{ mA}$			2	V
		$V_{CC} = 3\text{ V}$, $I_{OL} = 1\text{ mA}$			0.5	
V_{OL}	Low-level output voltage P44 – P47, P50 – P53	$V_{CC} = 5\text{ V}$, $I_{OL} = 16\text{ mA}$			1.8	V
		$V_{CC} = 3\text{ V}$, $I_{OL} = 10\text{ mA}$			1.5	
V_{OL}	Low-level output voltage P00 – P07, P10 – P17, P20 – P27, P33	$V_{CC} = 5\text{ V}$, $I_{OL} = 2\text{ mA}$			0.45	V
V_{OL}	Low-level output voltage P30 – P32	$V_{CC} = 5\text{ V}$, $I_{OL} = 10\text{ mA}$			1.9	V
		$V_{CC} = 5\text{ V}$, $I_{OL} = 2\text{ mA}$			0.43	
		$V_{CC} = 3\text{ V}$, $I_{OL} = 1\text{ mA}$			0.4	
V_{OL}	Low-level output voltage \bar{E}	$V_{CC} = 5\text{ V}$, $I_{OL} = 10\text{ mA}$			1.6	V
		$V_{CC} = 5\text{ V}$, $I_{OL} = 2\text{ mA}$			0.4	
		$V_{CC} = 3\text{ V}$, $I_{OL} = 1\text{ mA}$			0.4	
$V_{T+} - V_{T-}$	Hysteresis HOLD, RDY, TA0IN – TA4IN, TB0IN – TB2IN, INT0 – INT2, ADTRG, CTS0, CTS1, CTS2, CLK0, CLK1, CLK2, $\overline{KI0} - \overline{KI3}$	$V_{CC} = 5\text{ V}$	0.4		1	V
		$V_{CC} = 3\text{ V}$	0.1		0.7	
$V_{T+} - V_{T-}$	Hysteresis $\overline{\text{RESET}}$	$V_{CC} = 5\text{ V}$	0.2		0.5	V
		$V_{CC} = 3\text{ V}$	0.1		0.4	
$V_{T+} - V_{T-}$	Hysteresis X_{IN}	$V_{CC} = 5\text{ V}$	0.1		0.4	V
		$V_{CC} = 3\text{ V}$	0.06		0.26	
$V_{T+} - V_{T-}$	Hysteresis X_{CIN} (When external clock is input)	$V_{CC} = 5\text{ V}$	0.1		0.4	V
		$V_{CC} = 3\text{ V}$	0.06		0.26	
I_{IH}	High-level input current P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, X_{IN} , $\overline{\text{RESET}}$, CNVss , BYTE	$V_{CC} = 5\text{ V}$, $V_I = 5\text{ V}$			5	μA
		$V_{CC} = 3\text{ V}$, $V_I = 3\text{ V}$			4	
I_{IL}	Low-level input current P00 – P07, P10 – P17, P20 – P27, P30 – P33, P40 – P47, P50 – P53, P60, P61, P65 – P67, P70 – P77, P80 – P87, X_{IN} , $\overline{\text{RESET}}$, CNVss , BYTE	$V_{CC} = 5\text{ V}$, $V_I = 0\text{ V}$			-5	μA
		$V_{CC} = 3\text{ V}$, $V_I = 0\text{ V}$			-4	
I_{IL}	Low-level input current P54 – P57, P62 – P64	$V_I = 0\text{ V}$, without a pull-up transistor	$V_{CC} = 5\text{ V}$		-5	μA
			$V_{CC} = 3\text{ V}$		-4	
		$V_I = 0\text{ V}$, with a pull-up transistor	$V_{CC} = 5\text{ V}$	-0.25	-0.5	mA
			$V_{CC} = 3\text{ V}$	-0.08	-0.18	
V_{RAM}	RAM hold voltage	When clock is stopped.	2			V

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $V_{SS} = 0\text{ V}$, $T_a = -40\text{ to }+85\text{ }^{\circ}\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
I _{CC}	Power source current	When single-chip mode, output pins are open, and other pins are V _{SS} .				
		$V_{CC} = 5\text{ V}$, $f(X_{IN}) = 12\text{ MHz}$ (square waveform), ($f(f_2) = 6\text{ MHz}$), $f(X_{CIN}) = 32.768\text{ kHz}$, in operating (Note 1)		4.5	9	mA
		$V_{CC} = 3\text{ V}$, $f(X_{IN}) = 12\text{ MHz}$ (square waveform), ($f(f_2) = 6\text{ MHz}$), $f(X_{CIN}) = 32.768\text{ kHz}$, in operating (Note 1)		3	6	mA
		$V_{CC} = 3\text{ V}$, $f(X_{IN}) = 12\text{ MHz}$ (square waveform), ($f(f_2) = 0.75\text{ MHz}$), $f(X_{CIN})$: Stopped, in operating		0.4	0.8	mA
		$V_{CC} = 3\text{ V}$, $f(X_{IN}) = 12\text{ MHz}$ (square waveform), $f(X_{CIN}) = 32.768\text{ kHz}$, when a WIT instruction is executed (Note 2)		6	12	μA
		$V_{CC} = 3\text{ V}$, $f(X_{IN})$: Stopped, $f(X_{CIN}) = 32.768\text{ kHz}$, in operating (Note 3)		30	60	μA
		$V_{CC} = 3\text{ V}$, $f(X_{IN})$: Stopped, $f(X_{CIN}) = 32.768\text{ kHz}$, when a WIT instruction is executed (Note 4)		3	6	μA
		$T_a = 25\text{ }^{\circ}\text{C}$, when clock is stopped			1	μA
		$T_a = 85\text{ }^{\circ}\text{C}$, when clock is stopped			20	μA

Notes 1. This applies when the main clock external input selection bit = "1", the main clock division selection bit = "0", and the signal output stop bit = "1".

2. This applies when the main clock external input selection bit = "1" and the system clock stop bit at wait state = "1".

3. This applies when CPU and the clock timer are operating with the sub clock (32.768 kHz) selected as the system clock.

4. This applies when the X_{COUT} drivability selection bit = "0" and the system clock stop bit at wait state = "1".

A-D CONVERTER CHARACTERISTICS

($V_{CC} = AV_{CC} = 5\text{ V}$, $V_{SS} = AV_{SS} = 0\text{ V}$, $T_a = -40\text{ to }+85\text{ }^{\circ}\text{C}$, $f(X_{IN}) = 12\text{ MHz}$, unless otherwise noted (Note))

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
—	Resolution	$V_{REF} = V_{CC}$			10	Bits
—	Absolute accuracy	$V_{REF} = V_{CC}$			± 3	LSB
RLADDER	Ladder resistance	$V_{REF} = V_{CC}$	10		25	k Ω
t _{CONV}	Conversion time		19.6			μs
V _{REF}	Reference voltage		2.7		V _{CC}	V
V _{IA}	Analog input voltage		0		V _{REF}	V

Note. This applies when the main clock division selection bit = "0" and $f(f_2) = 6\text{ MHz}$.

TIMING REQUIREMENTS ($V_{CC} = 2.7 - 5.5$ V, $V_{SS} = 0$ V, $T_a = -40$ to $+85$ °C, $f(XIN) = 12$ MHz, unless otherwise noted (Note 1))

Notes 1. This applies when the main clock division selection bit = "0" and $f(f_2) = 6$ MHz.

2. Input signal's rise/fall time must be 100 ns or less, unless otherwise noted.

External clock input

Symbol	Parameter	Limits		Unit
		Min.	Max.	
t_c	External clock input cycle time (Note 3)	83		ns
$t_{w(H)}$	External clock input high-level pulse width (Note 4)	33		ns
$t_{w(L)}$	External clock input low-level pulse width (Note 4)	33		ns
t_r	External clock rise time		15	ns
t_f	External clock fall time		15	ns

Notes 3. When the main clock division selection bit = "1", the minimum value of $t_c = 166$ ns.

4. When the main clock division selection bit = "1", values of $t_{w(H)} / t_c$ and $t_{w(L)} / t_c$ must be set to values from 0.45 through 0.55.

Single-chip mode

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{su}(P0D-E)$	Port P0 input setup time	200		ns
$t_{su}(P1D-E)$	Port P1 input setup time	200		ns
$t_{su}(P2D-E)$	Port P2 input setup time	200		ns
$t_{su}(P3D-E)$	Port P3 input setup time	200		ns
$t_{su}(P4D-E)$	Port P4 input setup time	200		ns
$t_{su}(P5D-E)$	Port P5 input setup time	200		ns
$t_{su}(P6D-E)$	Port P6 input setup time	200		ns
$t_{su}(P7D-E)$	Port P7 input setup time	200		ns
$t_{su}(P8D-E)$	Port P8 input setup time	200		ns
$t_h(E-P0D)$	Port P0 input hold time	0		ns
$t_h(E-P1D)$	Port P1 input hold time	0		ns
$t_h(E-P2D)$	Port P2 input hold time	0		ns
$t_h(E-P3D)$	Port P3 input hold time	0		ns
$t_h(E-P4D)$	Port P4 input hold time	0		ns
$t_h(E-P5D)$	Port P5 input hold time	0		ns
$t_h(E-P6D)$	Port P6 input hold time	0		ns
$t_h(E-P7D)$	Port P7 input hold time	0		ns
$t_h(E-P8D)$	Port P8 input hold time	0		ns

Memory expansion mode and microprocessor mode

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{su}(D-RDE)$	Data input setup time	50		ns
$t_{su}(RDY-1)$	RDY input setup time	80		ns
$t_{su}(HOLD-1)$	HOLD input setup time	80		ns
$t_h(RDE-D)$	Data input hold time	0		ns
$t_h(1-RDY)$	RDY input hold time	0		ns
$t_h(1-HOLD)$	HOLD input hold time	0		ns

Timer A input (Count input in event counter mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
t _c (TA)	TAiN input cycle time	250		ns
t _w (TAH)	TAiN input high-level pulse width	125		ns
t _w (TAL)	TAiN input low-level pulse width	125		ns

Timer A input (Gating input in timer mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
t _c (TA)	TAiN input cycle time (Note)	666		ns
t _w (TAH)	TAiN input high-level pulse width (Note)	333		ns
t _w (TAL)	TAiN input low-level pulse width (Note)	333		ns

Note. Limits change depending on f(X_{IN}). Refer to "DATA FORMULAS" on page 19.

Timer A input (External trigger input in one-shot pulse mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
t _c (TA)	TAiN input cycle time (Note)	666		ns
t _w (TAH)	TAiN input high-level pulse width	166		ns
t _w (TAL)	TAiN input low-level pulse width	166		ns

Note. Limits change depending on f(X_{IN}). Refer to "DATA FORMULAS" on page 19.

Timer A input (External trigger input in pulse width modulation mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
t _w (TAH)	TAiN input high-level pulse width	166		ns
t _w (TAL)	TAiN input low-level pulse width	166		ns

Timer A input (Up-down input in event counter mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
t _c (UP)	TAiOUT input cycle time	3333		ns
t _w (UPH)	TAiOUT input high-level pulse width	1666		ns
t _w (UPL)	TAiOUT input low-level pulse width	1666		ns
t _{su} (UP-T _{IN})	TAiOUT input setup time	666		ns
t _h (T _{IN} -UP)	TAiOUT input hold time	666		ns

Timer A input (Two-phase pulse input in event counter mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
t _c (TA)	TAjIN input cycle time	2000		ns
t _{su} (TAjIN-TAjOUT)	TAjIN input setup time	500		ns
t _{su} (TAjOUT-TAjIN)	TAjOUT input setup time	500		ns

Timer B input (Count input in event counter mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIn input cycle time (one edge count)	250		ns
$t_{w(TBH)}$	TBiIn input high-level pulse width (one edge count)	125		ns
$t_{w(TBL)}$	TBiIn input low-level pulse width (one edge count)	125		ns
$t_{c(TB)}$	TBiIn input cycle time (both edges count)	500		ns
$t_{w(TBH)}$	TBiIn input high-level pulse width (both edges count)	250		ns
$t_{w(TBL)}$	TBiIn input low-level pulse width (both edges count)	250		ns

Timer B input (Pulse period measurement mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIn input cycle time (Note)	666		ns
$t_{w(TBH)}$	TBiIn input high-level pulse width (Note)	333		ns
$t_{w(TBL)}$	TBiIn input low-level pulse width (Note)	333		ns

Note. Limits change depending on $f(X_{IN})$. Refer to "DATA FORMULAS" on page 19.

Timer B input (Pulse width measurement mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIn input cycle time (Note)	666		ns
$t_{w(TBH)}$	TBiIn input high-level pulse width (Note)	333		ns
$t_{w(TBL)}$	TBiIn input low-level pulse width (Note)	333		ns

Note. Limits change depending on $f(X_{IN})$. Refer to "DATA FORMULAS" on page 19.

A-D trigger input

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{c(AD)}$	\overline{ADTRG} input cycle time (minimum allowable trigger)	1333		ns
$t_{w(ADL)}$	\overline{ADTRG} input low-level pulse width	166		ns

Serial I/O

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{c(CK)}$	CLKi input cycle time	333		ns
$t_{w(CKH)}$	CLKi input high-level pulse width	166		ns
$t_{w(CKL)}$	CLKi input low-level pulse width	166		ns
$t_{d(C-Q)}$	TxDi output delay time		100	ns
$t_{h(C-Q)}$	TxDi hold time	0		ns
$t_{su(D-C)}$	RxDi input setup time	65		ns
$t_{h(C-D)}$	RxDi input hold time	75		ns

External interrupt $\overline{INT_i}$ input, key input interrupt $\overline{KI_i}$ input

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{w(INH)}$	$\overline{INT_i}$ input high-level pulse width	250		ns
$t_{w(INL)}$	$\overline{INT_i}$ input low-level pulse width	250		ns
$t_{w(KIL)}$	$\overline{KI_i}$ input low-level pulse width	250		ns

DATA FORMULAS

Timer A input (Gating input in timer mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiin input cycle time	$\frac{8 \times 10^9}{2 \cdot f(f_2)}$		ns
$t_{w(TAH)}$	TAiin input high-level pulse width	$\frac{4 \times 10^9}{2 \cdot f(f_2)}$		ns
$t_{w(TAL)}$	TAiin input low-level pulse width	$\frac{4 \times 10^9}{2 \cdot f(f_2)}$		ns

Timer A input (External trigger input in one-shot pulse mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiin input cycle time	$\frac{8 \times 10^9}{2 \cdot f(f_2)}$		ns

Timer B input (In pulse period measurement mode or pulse width measurement mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiin input cycle time	$\frac{8 \times 10^9}{2 \cdot f(f_2)}$		ns
$t_{w(TBH)}$	TBiin input high-level pulse width	$\frac{4 \times 10^9}{2 \cdot f(f_2)}$		ns
$t_{w(TBL)}$	TBiin input low-level pulse width	$\frac{4 \times 10^9}{2 \cdot f(f_2)}$		ns

Note. $f(f_2)$ represents the clock f_2 frequency.

For the relation to the main clock and sub clock, refer to Table 10 in data sheet "M37735MHBXXXFP".

SWITCHING CHARACTERISTICS

(Vcc = 2.7 – 5.5 V, Vss = 0 V, Ta = –40 to +85°C, f(XIN) = 12 MHz, unless otherwise noted (Note))

Single-chip mode

Symbol	Parameter	Test conditions	Limits		Unit
			Min.	Max.	
td(E–P0Q)	Port P0 data output delay time	Fig. 6		300	ns
td(E–P1Q)	Port P1 data output delay time			300	ns
td(E–P2Q)	Port P2 data output delay time			300	ns
td(E–P3Q)	Port P3 data output delay time			300	ns
td(E–P4Q)	Port P4 data output delay time			300	ns
td(E–P5Q)	Port P5 data output delay time			300	ns
td(E–P6Q)	Port P6 data output delay time			300	ns
td(E–P7Q)	Port P7 data output delay time			300	ns
td(E–P8Q)	Port P8 data output delay time			300	ns

Note. This applies when the main clock division selection bit = “0” and f(f2) = 6 MHz.




Fig. 6 Measuring circuit for ports P0 – P8 and ϕ1

Memory expansion mode and microprocessor mode

(V_{CC} = 2.7 – 5.5 V, V_{SS} = 0 V, T_a = –40 to +85 °C, f(X_{IN}) = 12 MHz, unless otherwise noted (Note 1))

Symbol	Parameter	(Note 2) Wait mode	Test conditions	Limits		Unit
				Min.	Max.	
t _d (CS–WE) t _d (CS–RDE)	Chip-select output delay time	No wait	Fig. 6	20		ns
		Wait 1		182		ns
		Wait 0				ns
t _h (WE–CS) t _h (RDE–CS)	Chip-select hold time			4		ns
t _d (A _n –WE) t _d (A _n –RDE)	Address output delay time	No wait		20		ns
		Wait 1		182		ns
		Wait 0				ns
t _d (A–WE) t _d (A–RDE)	Address output delay time	No wait		20		ns
		Wait 1		162		ns
		Wait 0				ns
t _h (WE–A _n) t _h (RDE–A _n)	Address hold time			40		ns
t _w (ALE)	ALE pulse width	No wait		40		ns
		Wait 1		123		ns
		Wait 0				ns
t _{su} (A–ALE)	Address output setup time	No wait		10		ns
		Wait 1		93		ns
		Wait 0				ns
t _h (ALE–A)	Address hold time	No wait		9		ns
		Wait 1		40		ns
		Wait 0				ns
t _d (ALE–WE) t _d (ALE–RDE)	ALE output delay time	No wait		4		ns
		Wait 1		40		ns
		Wait 0				ns
t _d (WE–DQ) t _h (WE–DQ)	Data output delay time				90	ns
				40		ns
						ns
t _w (WE)	WE _L /WE _H pulse width	No wait		131		ns
		Wait 1		298		ns
		Wait 0				ns
t _{pxz} (RDE–DZ) t _{pzx} (RDE–DZ)	Floating start delay time				10	ns
				53		ns
						ns
t _w (RDE)	RDE pulse width	No wait		128		ns
		Wait 1		295		ns
		Wait 0				ns
t _d (RSMP–WE) t _d (RSMP–RDE)	RSMP output delay time			25		ns
t _h (φ ₁ –RSMP)	RSMP hold time			0		ns
t _d (WE–φ ₁) t _d (RDE–φ ₁)	φ ₁ output delay time			0	30	ns
t _d (φ ₁ –HLDA)	HLDA output delay time				120	ns

Notes 1. This applies when the main clock division selection bit = "0" and f(f₂) = 6 MHz.

2. No wait : Wait bit = "1".

Wait 1 : The external memory area is accessed with wait bit = "0" and wait selection bit = "1".

Wait 0 : The external memory area is accessed with wait bit = "0" and wait selection bit = "0".

Bus timing data formulas ($V_{CC} = 2.7 - 5.5V$, $V_{SS} = 0V$, $T_a = -40$ to $+85^\circ C$, $f(XIN) = 12\text{ MHz (Max.)}$, unless otherwise noted (Note1))


Symbol	Parameter	Wait mode	Limits		Unit
			Min.	Max.	
$t_{d(CS-WE)}$ $t_{d(CS-RDE)}$	Chip-select output delay time	No wait Wait 1	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 63$		ns
		Wait 0	$\frac{3 \times 10^9}{2 \cdot f(f_2)} - 68$		ns
$t_{h(WE-CS)}$ $t_{h(RDE-CS)}$	Chip-select hold time		4		ns
$t_{d(An-WE)}$ $t_{d(An-RDE)}$	Address output delay time	No wait Wait 1	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 63$		ns
		Wait 0	$\frac{3 \times 10^9}{2 \cdot f(f_2)} - 68$		ns
$t_{d(A-WE)}$ $t_{d(A-RDE)}$	Address output delay time	No wait Wait 1	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 63$		ns
		Wait 0	$\frac{3 \times 10^9}{2 \cdot f(f_2)} - 88$		ns
$t_{h(WE-An)}$ $t_{h(RDE-An)}$	Address hold time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$		ns
$t_{w(ALE)}$	ALE pulse width	No wait Wait 1	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$		ns
		Wait 0	$\frac{2 \times 10^9}{2 \cdot f(f_2)} - 43$		ns
$t_{su(A-ALE)}$	Address output setup time	No wait Wait 1	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 73$		ns
		Wait 0	$\frac{2 \times 10^9}{2 \cdot f(f_2)} - 73$		ns
$t_{h(ALE-A)}$	Address hold time	No wait Wait 1	9		ns
		Wait 0	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$		ns
$t_{d(ALE-WE)}$ $t_{d(ALE-RDE)}$	ALE output delay time	No wait Wait 1	4		ns
		Wait 0	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$		ns
$t_{d(WE-DQ)}$	Data output delay time			90	ns
$t_{h(WE-DQ)}$	Data hold time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$		ns
$t_{w(WE)}$	$\overline{WEL}/\overline{WEH}$ pulse width	No wait	$\frac{2 \times 10^9}{2 \cdot f(f_2)} - 35$		ns
		Wait 1	$\frac{4 \times 10^9}{2 \cdot f(f_2)} - 35$		ns
		Wait 0	$\frac{2 \times 10^9}{2 \cdot f(f_2)} - 35$		ns
$t_{pxz(RDE-DZ)}$	Floating start delay time			10	ns
$t_{pzx(RDE-DZ)}$	Floating release delay time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 30$		ns
$t_{w(RDE)}$	\overline{RDE} pulse width	No wait	$\frac{2 \times 10^9}{2 \cdot f(f_2)} - 38$		ns
		Wait 1	$\frac{4 \times 10^9}{2 \cdot f(f_2)} - 38$		ns
		Wait 0	$\frac{2 \times 10^9}{2 \cdot f(f_2)} - 38$		ns
$t_{d(RSMP-WE)}$ $t_{d(RSMP-RDE)}$	RSMP output delay time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 58$		ns
$t_{h(\phi_1-RSMP)}$	RSMP hold time		0		ns
$t_{d(WE-\phi_1)}$ $t_{d(RDE-\phi_1)}$	ϕ_1 output delay time		0	30	ns


Notes 1. This applies when the main clock division selection bit = "0".


2. $f(f_2)$ represents the clock f_2 frequency.

For the relation to the main clock and sub clock, refer to Table 10 in data sheet "M37735MHBXXXFP".


TIMING DIAGRAM









Memory expansion mode and microprocessor mode
 (When wait bit = "1")



(When wait bit = "0")




(When wait bit = "1" or "0" in common)



Test conditions

- $V_{CC} = 2.7 - 5.5 \text{ V}$
- Input timing voltage : $V_{IL} = 0.2V_{CC}$, $V_{IH} = 0.8V_{CC}$
- Output timing voltage : $V_{OL} = 0.8 \text{ V}$, $V_{OH} = 2.0 \text{ V}$

Memory expansion mode and microprocessor mode
 (No wait : When wait bit = "1")




Test conditions

- $V_{CC} = 2.7 - 5.5 V$
- Output timing voltage : $V_{OL} = 0.8 V$, $V_{OH} = 2.0 V$
- Data input D_{min} : $V_{IL} = 0.16 V_{CC}$, $V_{IH} = 0.5 V_{CC}$

Memory expansion mode and microprocessor mode

(Wait 1 : The external memory area is accessed when wait bit = "0" and wait selection bit = "1".)




Test conditions

- $V_{CC} = 2.7 - 5.5 V$
- Output timing voltage : $V_{OL} = 0.8 V$, $V_{OH} = 2.0 V$
- Data input Dmin : $V_{IL} = 0.16 V_{CC}$, $V_{IH} = 0.5 V_{CC}$

Memory expansion mode and microprocessor mode

(Wait 0 : The external memory are is accessed when wait bit = "0" and wait selection bit = "0".)




Test conditions

- $V_{CC} = 2.7 - 5.5 \text{ V}$
- Output timing voltage : $V_{OL} = 0.8 \text{ V}$, $V_{OH} = 2.0 \text{ V}$
- Data input Dmin : $V_{IL} = 0.16 V_{CC}$, $V_{IH} = 0.5 V_{CC}$

PACKAGE OUTLINE

80P6D-A

Plastic 80pin 12X12mm body LQFP



GZZ-SH00-41B<68A0>

7700 FAMILY WRITING TO PROM ORDER CONFIRMATION FORM
SINGLE-CHIP 16-BIT MICROCOMPUTER
M37735EHLXXXHP
MITSUBISHI ELECTRIC

ROM number	
------------	--

Receipt	Date:	
	Section head signature	Supervisor signature

Note : Please fill in all items marked ※

※	Customer	Company name	TEL ()	Issuance signatures	Responsible officer	Supervisor
		Date issued	Date:			

※1. Confirmation


Specify the name of the product being ordered and the type of EPROMs submitted.
 Three sets of EPROMs are required for each pattern.
 If at least two of the three sets of EPROMs submitted contain the identical data, we will produce writing to PROM based on this data. We shall assume the responsibility for errors only if the written PROM data on the products we produce differ from this data.
 Thus, the customer must be especially careful in verifying the data contained in the EPROMs submitted.

Checksum code for entire EPROM areas

--	--	--	--

 (hexadecimal notation)

EPROM Type :



- (1) Set "FF16" in the shaded area.
- (2) Address 016 to 0F16 are the area for storing the data on model designation. This area must be written with the data shown below.
 Address and data are written in hexadecimal notation.

Address		Address	
4D	0	4C	8
33	1	FF	9
37	2	FF	A
37	3	FF	B
33	4	FF	C
35	5	FF	D
45	6	FF	E
48	7	FF	F

※2. Mark specification

Mark specification must be submitted using the correct form for the type of package being ordered fill out the appropriate 80P6D Mark Specification Form (for M37735EHLXXXHP) and attach to the Writing to PROM Order Confirmation Form.


※3. Comments

80P6S (80-PIN QFP) MARK SPECIFICATION FORM
80P6D (80-PIN Fine-pitch QFP)


Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

A. Standard Mitsubishi Mark




B. Customer's Parts Number + Mitsubishi IC Catalog Name



Notes1 : The mark field should be written right aligned.


2 : The fonts and size of characters are standard Mitsubishi type.

3 : Customer's parts number can be up to 10 alphanumeric characters for capital letters, hyphens, commas, periods and so on.


4 : If the Mitsubishi logo  is not required, check the box below.

 Mitsubishi logo is not required

☐

5 : The allocation of Mitsubishi IC catalog name and Mitsubishi product number is different on the package owing to the number of Mitsubishi IC catalog name's characters, and the requiring Mitsubishi logo  or not.

C. Special Mark Required



Notes1 : If special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated technically as close as possible. Mitsubishi product number (6-digit, or 7-digit) and Mask ROM number (3-digit) are always marked for sorting the products.

2 : If special character fonts (e.g., customer's trade mark logo) must be used in Special Mark, check the box below.

For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special character fonts required

☐

PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS
M37735EHLXXXHP

PROM VERSION OF M37735MHLXXXHP

Keep safety first in your circuit designs!

- Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

REVISION DESCRIPTION LIST

M37735EHLXXXHP Datasheet

Rev. No.	Revision Description			Rev. date												
1.00	First Edition			970604												
1.01	The following are added: • PROM ORDER CONFIRMATION FORM • MARK SPECIFICATION FORM			980421												
2.00	The following are revised:			980731												
	Page	Previous Version	Revised Version													
	P1 PIN CON- FIGURATION (TOP VIEW) P9 Fig. 5	Outline 80P6D-A	Outline 80P6D-A, <u>80P6Q-A</u>													
	P9 Left column Line 4	Table 2 <u>list</u> ...	Table 2 <u>lists</u> ...													
	P12 Right column Line 2	The M37735EHLXXXHP has 28 powerful addressing modes. <u>Refer to the MITSUBISHI SEMICONDUCTORS DATA BOOK SINGLE-CHIP 16-BIT MICROCOMPUTERS for the details of each addressing mode.</u> MACHINE INSTRUCTION LIST The M37735EHLXXXHP has 103 machine instructions. <u>Refer to the MITSUBISHI SEMICONDUCTORS DATA BOOK SINGLE-CHIP 16-BIT MICROCOMPUTERS for details.</u>	The M37735EHLXXXHP has 28 powerful addressing modes. <u>Refer to the “7700 Family Software Manual” for the details.</u> MACHINE INSTRUCTION LIST The M37735EHLXXXHP has 103 machine instructions. <u>Refer to the “7700 Family Software Manual” for the details.</u>													
	Line 10	(2) <u>80P6D</u> mark specification form	(2) <u>80P6D, 80P6Q</u> mark specification form													
	P16 Memory expan- sion mode and microprocessor mode	Previous Version														
		<table><tr><th rowspan="2">Symbol</th><th rowspan="2">Parameter</th><th colspan="2">Limits</th><th rowspan="2">Unit</th></tr><tr><th>Min.</th><th>Max.</th></tr><tr><td>tsu(D-E)</td><td>Data input setup time</td><td>80</td><td></td><td>ns</td></tr></table>			Symbol	Parameter	Limits		Unit	Min.	Max.	tsu(D-E)	Data input setup time	80		ns
Symbol	Parameter	Limits		Unit												
		Min.	Max.													
tsu(D-E)	Data input setup time	80		ns												
		Revised Version														
		<table><tr><th rowspan="2">Symbol</th><th rowspan="2">Parameter</th><th colspan="2">Limits</th><th rowspan="2">Unit</th></tr><tr><th>Min.</th><th>Max.</th></tr><tr><td>tsu(D-E)</td><td>Data input setup time</td><td>50</td><td></td><td>ns</td></tr></table>			Symbol	Parameter	Limits		Unit	Min.	Max.	tsu(D-E)	Data input setup time	50		ns
Symbol	Parameter	Limits		Unit												
		Min.	Max.													
tsu(D-E)	Data input setup time	50		ns												