


## 8-Bit A/D Converters With Serial Interface CMOS

The MC145040 and MC145041 are low-cost 8-bit A/D Converters with serial interface ports to provide communication with microprocessors and microcomputers. The converters operate from a single power supply with a maximum nonlinearity of  $\pm 1/2$  LSB with a 5 V reference and  $\pm 1$  LSB with a 2.5 V reference. No external trimming is required.


The MC145040 allows an external clock input (A/D CLK) to operate the dynamic A/D conversion sequence. The MC145041 has an internal clock and an end-of-conversion signal (EOC) is provided.

- Operating Supply Voltage Range:  $V_{DD} = 4.5$  to 5.5 Volts
- Successive Approximation Conversion Time:  
 MC145040—10  $\mu$ s (with 2 MHz A/D CLK)  
 MC145041—20  $\mu$ s Maximum (Internal Clock)
- 11 Analog Input Channels with Internal Sample and Hold
- 0- to 5-Volt Analog Input Range with Single 5-Volt Supply
- Ratiometric Conversion
- Separate  $V_{ref}$  and  $V_{AG}$  Pins for Noise Immunity
- Monotonic Over Voltage and Temperature
- No External Trimming Required
- Direct Interface to Motorola SPI and National MICROWIRE Serial Data Ports
- TTL/NMOS-Compatible Inputs May Be Driven with CMOS
- Outputs are CMOS, NMOS, or TTL Compatible
- Very Low Reference Current Requirement
- Low Power Consumption: 11 mW
- Internal Test Mode for Self Test

### MC145040 MC145041



**P SUFFIX  
 PLASTIC DIP  
 CASE 738**




**DW SUFFIX  
 SOG  
 CASE 751D**




**FN SUFFIX  
 PLCC  
 CASE 775**

#### ORDERING INFORMATION



#### BLOCK DIAGRAM



MICROWIRE is a trademark of National Semiconductor.

**MAXIMUM RATINGS\*** (For all product grades)

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage (Referenced to V <sub>SS</sub> )	-0.5 to +7.0	V
V <sub>ref</sub>	DC Reference Voltage	V <sub>AG</sub> to V <sub>DD</sub> + 0.1	V
V <sub>AG</sub>	Analog Ground	V <sub>SS</sub> - 0.1 to V <sub>ref</sub>	V
V <sub>in</sub>	DC Input Voltage, Any Analog or Digital Input	V <sub>SS</sub> - 1.5 to V <sub>DD</sub> + 1.5	V
V <sub>out</sub>	DC Output Voltage	V <sub>SS</sub> - 0.5 to V <sub>DD</sub> + 0.5	V
I <sub>in</sub>	DC Input Current, per Pin	±20	mA
I <sub>out</sub>	DC Output Current, per Pin	±25	mA
I <sub>DD</sub> , I <sub>SS</sub>	DC Supply Current, V <sub>DD</sub> and V <sub>SS</sub> Pins	±50	mA
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
T <sub>L</sub>	Lead Temperature (8-Second Soldering)	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>in</sub> and V<sub>out</sub> should be constrained to the range V<sub>SS</sub> ≤ (V<sub>in</sub> or V<sub>out</sub>) ≤ V<sub>DD</sub>.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>DD</sub>.) Unused outputs must be left open.

\*Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Operation Ranges below.

**OPERATION RANGES** (Applicable to Guaranteed Limits for all product grades)

Symbol	Parameter	Suffix		Unit
		P1, DW1, FN1	P2, DW2, FN2	
V <sub>DD</sub>	DC Supply Voltage (Referenced to V <sub>SS</sub> )	4.5 to 5.5	4.5 to 5.5	V
V <sub>ref</sub>	DC Reference Voltage (Note 1)	V <sub>AG</sub> + 2.5 to V <sub>DD</sub>	V <sub>AG</sub> + 2.5 to V <sub>DD</sub>	V
V <sub>AG</sub>	Analog Ground (Note 1)	V <sub>SS</sub> to V <sub>ref</sub> - 2.5	V <sub>SS</sub> to V <sub>ref</sub> - 2.5	V
V <sub>AI</sub>	Analog Input Voltage (Note 2)	V <sub>AG</sub> to V <sub>ref</sub>	V <sub>AG</sub> to V <sub>ref</sub>	V
V <sub>in</sub> , V <sub>out</sub>	Digital Input Voltage, Output Voltage	V <sub>SS</sub> to V <sub>DD</sub>	V <sub>SS</sub> to V <sub>DD</sub>	V
T <sub>A</sub>	Operating Temperature	-40 to +125	-40 to +85	°C

**NOTES:**

- Reference voltages down to 1.0 V (V<sub>ref</sub> - V<sub>AG</sub> = 1.0 V) are functional, but the A/D Converter Electrical Characteristics are not guaranteed.
- V<sub>SS</sub> ≤ V<sub>AI</sub> ≤ V<sub>AG</sub> produces an output of \$00 and V<sub>ref</sub> ≤ V<sub>AI</sub> ≤ V<sub>DD</sub> produces an output of \$FF. See V<sub>AG</sub> and V<sub>ref</sub> pin descriptions.

**DC ELECTRICAL CHARACTERISTICS**

(Voltages Referenced to V<sub>SS</sub>, Full Temperature and Voltage Ranges Per Operation Ranges Table)

Symbol	Parameter	Test Conditions	Guaranteed Limit	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage (D <sub>in</sub> , SCLK, $\overline{\text{CS}}$ , A/D CLK)		2.0	V
V <sub>IL</sub>	Maximum Low-Level Input Voltage (D <sub>in</sub> , SCLK, $\overline{\text{CS}}$ , A/D CLK)		0.8	V
V <sub>OH</sub>	Minimum High-Level Output Voltage (D <sub>out</sub> ) (EOC) (D <sub>out</sub> , EOC)	I <sub>out</sub> = -200 μA I <sub>out</sub> = -100 μA I <sub>out</sub> = -20 μA	2.4 2.4 V <sub>DD</sub> - 0.1	V
V <sub>OL</sub>	Maximum Low-Level Output Voltage (D <sub>out</sub> ) (EOC) (D <sub>out</sub> , EOC)	I <sub>out</sub> = +1.6 mA I <sub>out</sub> = +1.0 mA I <sub>out</sub> = 20 μA	0.4 0.4 0.1	V
I <sub>in</sub>	Maximum Input Leakage Current (D <sub>in</sub> , SCLK, $\overline{\text{CS}}$ , A/D CLK)	V <sub>in</sub> = V <sub>SS</sub> or V <sub>DD</sub>	±2.5	μA
I <sub>OZ</sub>	Maximum Three-State Leakage Current (D <sub>out</sub> )	V <sub>out</sub> = V <sub>SS</sub> or V <sub>DD</sub>	±10	μA
I <sub>DD</sub>	Maximum Power Supply Current	V <sub>in</sub> = V <sub>SS</sub> or V <sub>DD</sub> , All Outputs Open MC145040: A/D CLK = 2 MHz	2	mA
I <sub>ref</sub>	Maximum Static Analog Reference Current (V <sub>ref</sub> )	V <sub>ref</sub> = V <sub>DD</sub> V <sub>AG</sub> = V <sub>SS</sub>	10	μA
I <sub>AI</sub>	Maximum Analog Mux Input Leakage Current between all deselected inputs and any selected input. (AN0-AN10)	V <sub>AI</sub> = V <sub>SS</sub> to V <sub>DD</sub> , P1, DW1, FN1 P2, DW2, FN2 Suffix	±1000 ±400	nA

**A/D CONVERTER ELECTRICAL CHARACTERISTICS**

(MC145040: 1 MHz ≤ A/D CLK ≤ 2 MHz, Full Temperature and Voltage Ranges Per Operation Ranges Table)

Characteristics	Definition and Test Conditions	Guaranteed Limits		Unit
		2.5 V ≤ V <sub>ref</sub> < 4.5 V*	4.5 V ≤ V <sub>ref</sub> ≤ 5.5 V*	
Resolution	Number of bits resolved by the A/D converter	8	8	Bits
Maximum Nonlinearity	Maximum difference between an ideal and an actual ADC transfer function	± 1	± ½	LSB
Maximum Zero Error	Difference between the maximum input voltage of an ideal and an actual ADC for zero output code	± 1	± ½	LSB
Maximum Full-Scale Error	Difference between the minimum input voltage of an ideal and an actual ADC for full-scale output code	± 1	± ½	LSB
Maximum Total Unadjusted Error	Maximum sum of Nonlinearity, Zero Error, and Full-Scale Error	± 1	± ½	LSB
Maximum Quantization Error	Uncertainty due to converter resolution	± ½	± ½	LSB
Absolute Accuracy	Difference between the actual input voltage and the full-scale weighted equivalent of the binary output code, all error sources included	± 1 ½	± 1	LSB
Maximum Conversion Time	Total time to perform a single analog-to-digital conversion	MC145040 20	20	A/D CLK cycles μs
		MC145041 20	20	
Data Transfer Time	Total time to transfer digital serial data into and out of the device	8	8	SCLK cycles
Maximum Sample Acquisition Time	Analog input acquisition time window			μs
	MC145040: A/D CLK = 2 MHz, SCLK = 1 MHz MC145041: SCLK = 1 MHz	10 16	10 16	
Minimum Total Cycle Time	Total time to transfer serial data, sample the analog input, and perform the conversion			μs
	MC145040: A/D CLK = 2 MHz, SCLK = 1 MHz MC145041: SCLK = 1 MHz	24 40	24 40	
Maximum Sample Rate	Rate at Which Analog Inputs May be Sampled			ks/s
	MC145040: A/D CLK = 2 MHz, SCLK = 1 MHz MC145041: SCLK = 1 MHz	41 25	41 25	

\*V<sub>ref</sub> referenced to V<sub>AG</sub>.**AC ELECTRICAL CHARACTERISTICS** (t<sub>r</sub> = t<sub>f</sub> = 6 ns, Full Temperature and Voltage Ranges Per Operation Ranges Table)

Figure	Symbol	Parameter	Guaranteed Limit	Unit
1	f	Maximum Clock Frequency (50% Duty Cycle), SCLK	1.1	MHz
1 (same as SCLK)	f	Clock Frequency (50% Duty Cycle), A/D CLK (MC145040)	Minimum Maximum	MHz
1,7	t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, SCLK to D <sub>out</sub>	400	ns
1,7	t <sub>h</sub>	Minimum Hold Time, SCLK to D <sub>out</sub>	10	ns
2,7	t <sub>PLZ</sub> , t <sub>PHZ</sub>	Maximum Propagation Delay, CS to D <sub>out</sub>	150	ns
2,7	t <sub>PZL</sub> , t <sub>PZH</sub>	Maximum Propagation Delay, CS to D <sub>out</sub>	MC145040 MC145041	3 A/D CLK cycles + 400 ns 3.4 μs
3	t <sub>su</sub>	Minimum Setup Time, D <sub>in</sub> to SCLK	400	ns
3	t <sub>h</sub>	Minimum Hold Time, SCLK to D <sub>in</sub>	0	ns
4,7,8	t <sub>d</sub>	Maximum Delay Time, EOC to D <sub>out</sub> (MSB)	MC145041 400	ns
5	t <sub>su</sub>	Minimum Setup Time, CS to SCLK	MC145040 MC145041	3 A/D CLK cycles + 800 ns 3.8 μs
5	t <sub>h</sub>	Minimum Hold Time, 8th SCLK to CS	0	ns
6,8	t <sub>PHL</sub>	Maximum Propagation Delay, 8th SCLK to EOC	500	ns
1	t <sub>r</sub> , t <sub>f</sub>	Maximum Input Rise and Fall Times, Any Digital Input	100	ns
1,4,6,7,8	t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output Transition Time, Any Output	300	ns
-	C <sub>in</sub>	Maximum Input Capacitance	AN0-AN10	pF
		A/D CLK, SCLK, CS, D <sub>in</sub>	15	pF
-	C <sub>out</sub>	Maximum Three-State Output Capacitance	D <sub>out</sub>	15 pF

SWITCHING WAVEFORMS

2




Figure 1




Figure 2




Figure 3




Figure 4




Figure 5




Figure 6




Figure 7. Test Circuit




Figure 8. Test Circuit

## PIN DESCRIPTIONS

## DIGITAL INPUTS AND OUTPUTS

 $\overline{CS}$  (Pin 15)

Active-low chip select input.  $\overline{CS}$  provides three-state control of  $D_{out}$ .  $\overline{CS}$  at a high logic level forces  $D_{out}$  to a high-impedance state. In addition, the device recognizes the falling edge of  $\overline{CS}$  as a serial interface reset to provide synchronization between the MPU and the A/D converter's serial data stream. To prevent a spurious reset from occurring due to noise on the  $\overline{CS}$  input, a delay circuit has been included such that a  $\overline{CS}$  signal of duration  $\leq 1$  A/D CLK period (MC145040) or  $\leq 500$  ns (MC145041) is ignored. A valid  $\overline{CS}$  signal is acknowledged when the duration is  $\geq 3$  A/D CLK periods (MC145040) or  $\geq 3 \mu s$  (MC145041).

## CAUTION

A reset aborts a conversion sequence, therefore high-to-low transitions on  $\overline{CS}$  must be avoided during the conversion sequence.

 $D_{out}$  (Pin 16)

Serial data output of the A/D conversion result. The 8-bit serial data stream begins with the most significant bit and is shifted out on the high-to-low transition of SCLK.  $D_{out}$  is a three-state output as controlled by  $\overline{CS}$ . However,  $D_{out}$  is forced into a high-impedance state after the eighth SCLK, independent of the state of  $\overline{CS}$ . See Figures 9, 10, 11, or 12.

 $D_{in}$  (Pin 17)

Serial data input. The 4-bit serial data stream begins with the most significant address bit of the analog mux and is shifted in on the low-to-high transition of SCLK.

## SCLK (Pin 18)

Serial data clock. The serial data register is completely static, allowing SCLK rates down to DC in a continuous or intermittent mode. SCLK need not be synchronous to the A/D CLK (MC145040) or the internal clock (MC145041). Eight SCLK cycles are required for each simultaneous data transfer, the low-to-high transition shifting in the new address and the high-to-low transition shifting out the previous conversion result. The address is acquired during the first four SCLK cycles, with the interval produced by the remaining four cycles being used to begin charging the on-chip sample-and-hold capacitors. After the eighth SCLK, the SCLK input is inhibited (on-chip) until the conversion is complete.

## A/D CLK (Pin 19, MC145040 only)

A/D clock input. This pin clocks the dynamic A/D conversion sequence, and may be asynchronous and unrelated to SCLK. This signal must be free running, and may be obtained from the MPU system clock. Deviations from a 50% duty cycle can be tolerated if each half period is  $> 238$  ns.

## EOC (Pin 19, MC145041 only)

End-of-conversion output. EOC goes low on the negative edge of the eighth SCLK. The low-to-high transition of EOC indicates the A/D conversion is complete and the data is ready for transfer.

## ANALOG INPUTS AND TEST MODE

## AN0 through AN10 (Pins 1-9, 11, 12)

Analog multiplexer inputs. The input AN0 is addressed by loading \$0 into the serial data input,  $D_{in}$ . AN1 is addressed by \$1, AN2 by \$2 . . . AN10 via \$A. The mux features a break-before-make switching structure to minimize noise injection into the analog inputs. The source impedance driving these inputs must be  $\leq 10$  k $\Omega$ . NOTE: \$B addresses an on-chip test voltage of  $(V_{ref} + V_{AG})/2$ , and produces an output of \$80 if the converter is functioning properly. However, a  $\pm 1$  LSB deviation from \$80 occurs in the presence of sufficient system noise (external to the chip) on  $V_{DD}$ ,  $V_{SS}$ ,  $V_{ref}$ , or  $V_{AG}$ .

## POWER AND REFERENCE PINS

 $V_{SS}$  and  $V_{DD}$  (Pins 10 and 20)

Device supply pins.  $V_{SS}$  is normally connected to digital ground;  $V_{DD}$  is connected to a positive digital supply voltage.  $V_{DD} - V_{SS}$  variations over the range of 4.5 to 5.5 volts do not affect the A/D accuracy. Excessive inductance in the  $V_{DD}$  or  $V_{SS}$  lines, as on automatic test equipment, may cause A/D offsets  $> \frac{1}{2}$  LSB.


 $V_{AG}$  and  $V_{ref}$  (Pins 13 and 14)

Analog reference voltage pins which determine the lower and upper boundary of the A/D conversion. Analog input voltages  $\geq V_{ref}$  produce an output of \$FF and input voltages  $\leq V_{AG}$  produce an output of \$00. CAUTION: The analog input voltage must be  $\geq V_{SS}$  and  $\leq V_{DD}$ . The A/D conversion result is ratiometric to  $V_{ref} - V_{AG}$  as shown by the formula:

$$V_{in} = \left[ \frac{\text{output code}}{\$FF} \times (V_{ref} - V_{AG}) \right] + \begin{matrix} \text{quantizing} \\ \text{error} \end{matrix} + \begin{matrix} \text{linearity} \\ \text{error} \end{matrix}$$

$V_{ref}$  and  $V_{AG}$  should be as noise-free as possible to avoid degradation of the A/D conversion. Noise on either of these pins will couple 1:1 to the analog input signal, i.e. a 20 mV change in  $V_{ref}$  can cause a 20 mV error in the conversion result. Ideally  $V_{ref}$  and  $V_{AG}$  should be single-point connected to the voltage supply driving the system's transducers.

## PIN ASSIGNMENTS



\* NOTE:  
A/D CLK (MC145040)  
EOC (MC145041)




Figure 9. MC145040 Timing Diagram Utilizing  $\overline{CS}$  to Three-State D out




Figure 10. MC145040 Timing Diagram Not Utilizing  $\overline{CS}$ , A/D Conversion Interval Controls Three-State

NOTES:  
D7, D6, D5, . . . D0 = The result of the previous A/D conversion.  
A3, A2, A1, A0 = The mux address for the next A/D conversion.




Figure 11. MC145041 Timing Diagram Utilizing CS to Three-State Dout




Figure 12. MC145041 Timing Diagram Not Utilizing CS, A/D Conversion Interval Controls Three-State

NOTES:  
D7, D6, D5, . . . , D0 = The result of the previous A/D conversion.  
A3, A2, A1, A0 = The mux address for the next A/D conversion.

## APPLICATIONS INFORMATION

## 2

## DESCRIPTION

This example application of the MC145040/MC145041 ADCs interfaces three controllers to a microprocessor and processes data in real-time for a video game. The standard joystick X-axis (left/right) and Y-axis (up/down) controls as well as engine thrust controls are accommodated.

Figure 13 illustrates how the MC145040/MC145041 is used as a cost-effective means to simplify this type of circuit design. Utilizing one ADC, three controllers are interfaced to a CMOS or NMOS microprocessor with a serial peripheral interface (SPI) port. Processors with National Semiconductor's MICROWIRE serial port may also be used. Full duplex operation optimizes throughput for this system.

## DIGITAL DESIGN CONSIDERATIONS

Motorola's MC68HC05C4 CMOS MCU may be chosen to reduce power supply size and cost. The NMOS MCUs may be used if power consumption is not critical. A  $V_{DD}$  to  $V_{SS}$  0.1  $\mu$ F bypass capacitor should be closely mounted to the ADC.

Both the MC145040 and MC145041 will accommodate all the analog system inputs. The MC145040, when used with a 2 MHz MCU, takes 24  $\mu$ s to sample the analog input, perform the conversion, and transfer the serial data at 1 MHz. Thirty-two A/D Clock cycles (2 MHz at input pin 19) must be provided and counted by the MCU after the eighth SCLK before reading the ADC results. The MC145041 has the end-of-conversion (EOC) signal (at output pin 19) to define when data is ready, but has a slower 40  $\mu$ s cycle time. However, the 40  $\mu$ s is constant for serial data rates of 1 MHz independent of the MCU clock frequency. Therefore, the MC145041 may be used with the CMOS MCU operating at reduced clock rates to minimize power consumption without sacrificing ADC cycle times, with EOC being used to generate an interrupt. (The MC145041 may also be used with MCUs which do not provide a system clock.)

## ANALOG DESIGN CONSIDERATIONS

Controllers with output impedances of less than 10 kilohms may be directly interfaced to these ADCs, eliminating the need

for buffer amplifiers. Separate lines connect the  $V_{ref}$  and VAG pins on the ADC with the controllers to provide isolation from system noise.

Although not indicated in Figure 13, the  $V_{ref}$  and controller output lines may need to be shielded, depending on their length and electrical environment. This should be verified during prototyping with an oscilloscope. If shielding is required, a twisted pair or foil-shielded wire (not coax) is appropriate for this low frequency application. One wire of the pair or the shield must be VAG.

A reference circuit voltage of 5 volts is used for this application. The reference circuitry may be as simple as tying VAG to system ground and  $V_{ref}$  to the system's positive supply. (See Figure 14.) However, the system power supply noise may require that a separate supply be used for the voltage reference. This supply must provide source current for  $V_{ref}$  as well as current for the controller potentiometers.

A bypass capacitor across the  $V_{ref}$  and VAG pins is recommended. These pins are adjacent on the ADC package which facilitates mounting the capacitor very close to the ADC.

## SOFTWARE CONSIDERATIONS

The software flow for acquisition is straightforward. The nine analog inputs, AN0 through AN8, are scanned by reading the analog value of the previously addressed channel into the MCU and sending the address of the next channel to be read to the ADC, simultaneously. All nine inputs may be scanned in a minimum of 216  $\mu$ s (MC145040) or 360  $\mu$ s (MC145041).

If the design is realized using the MC145040, 32 A/D clock cycles (at pin 19) must be counted by the MCU to allow time for A/D conversion. The designer utilizing the MC145041 has the end-of-conversion signal (at pin 19) to define the conversion interval. EOC may be used to generate an interrupt, which is serviced by reading the serial data from the ADC. The software flow should then process and format the data, and transfer the information to the video circuitry for updating the display.



