




## 4-BIT SHIFT REGISTER

The SN54/74LS95B is a 4-Bit Shift Register with serial and parallel synchronous operating modes. The serial shift right and parallel load are activated by separate clock inputs which are selected by a mode control input. The data is transferred from the serial or parallel D inputs to the Q outputs synchronous with the HIGH to LOW transition of the appropriate clock input.

The LS95B is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- Synchronous, Expandable Shift Right
- Synchronous Shift Left Capability
- Synchronous Parallel Load
- Separate Shift and Load Clock Inputs
- Input Clamp Diodes Limit High Speed Termination Effects

CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE:  
The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

VCC = PIN 14  
GND = PIN 7

### PIN NAMES

S	Mode Control Input
DS	Serial Data Input
P <sub>0</sub> –P <sub>3</sub>	Parallel Data Inputs
CP <sub>1</sub>	Serial Clock (Active LOW Going Edge) Input
CP <sub>2</sub>	Parallel Clock (Active LOW Going Edge) Input
Q <sub>0</sub> –Q <sub>3</sub>	Parallel Outputs (Note b)

### LOADING (Note a)

HIGH	LOW
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
10 U.L.	5 (2.5) U.L.

### NOTES:

a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.


b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

### GUARANTEED OPERATING RANGES


Symbol	Parameter		Min	Typ	Max	Unit
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T <sub>A</sub>	Operating Ambient Temperature Range	54 74	–55 0	25 25	125 70	°C
I <sub>OH</sub>	Output Current — High	54, 74			–0.4	mA
I <sub>OL</sub>	Output Current — Low	54 74			4.0 8.0	mA

## SN54/74LS95B


### 4-BIT SHIFT REGISTER LOW POWER SCHOTTKY



J SUFFIX  
CERAMIC  
CASE 632-08



N SUFFIX  
PLASTIC  
CASE 646-06




D SUFFIX  
SOIC  
CASE 751A-02

### ORDERING INFORMATION

SN54LSXXJ	Ceramic
SN74LSXXN	Plastic
SN74LSXXD	SOIC

# SN54/74LS95B

## LOGIC DIAGRAM



## FUNCTIONAL DESCRIPTION

The LS95B is a 4-Bit Shift Register with serial and parallel synchronous operating modes. It has a Serial (DS) and four Parallel (P<sub>0</sub>–P<sub>3</sub>) Data inputs and four Parallel Data outputs (Q<sub>0</sub>–Q<sub>3</sub>). The serial or parallel mode of operation is controlled by a Mode Control input (S) and two Clock Inputs (CP<sub>1</sub>) and (CP<sub>2</sub>). The serial (right-shift) or parallel data transfers occur synchronous with the HIGH to LOW transition of the selected clock input.

When the Mode Control input (S) is HIGH, CP<sub>2</sub> is enabled. A HIGH to LOW transition on enabled CP<sub>2</sub> transfers parallel data from the P<sub>0</sub>–P<sub>3</sub> inputs to the Q<sub>0</sub>–Q<sub>3</sub> outputs.

When the Mode Control input (S) is LOW, CP<sub>1</sub> is enabled. A

HIGH to LOW transition on enabled CP<sub>1</sub> transfers the data from Serial input (DS) to Q<sub>0</sub> and shifts the data in Q<sub>0</sub> to Q<sub>1</sub>, Q<sub>1</sub> to Q<sub>2</sub>, and Q<sub>2</sub> to Q<sub>3</sub> respectively (right-shift). A left-shift is accomplished by externally connecting Q<sub>3</sub> to P<sub>2</sub>, Q<sub>2</sub> to P<sub>1</sub>, and Q<sub>1</sub> to P<sub>0</sub>, and operating the LS95B in the parallel mode (S = HIGH).

For normal operation, S should only change states when both Clock inputs are LOW. However, changing S from LOW to HIGH while CP<sub>2</sub> is HIGH, or changing S from HIGH to LOW while CP<sub>1</sub> is HIGH and CP<sub>2</sub> is LOW will not cause any changes on the register outputs.

## MODE SELECT — TRUTH TABLE

OPERATING MODE	INPUTS					OUTPUTS			
	S	CP <sub>1</sub>	CP <sub>2</sub>	DS	P <sub>n</sub>	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>
Shift	L	$\overline{L}$	X	l	X	L	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>
	L	$\overline{L}$	X	h	X	H	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>
Parallel Load	H	X	$\overline{L}$	X	P <sub>n</sub>	P <sub>0</sub>	P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>
Mode Change	$\overline{L}$	L	L	X	X	No Change			
	$\overline{L}$	L	L	X	X	No Change			
	$\overline{L}$	H	L	X	X	No Change			
	$\overline{L}$	H	L	X	X	Undetermined			
	$\overline{L}$	L	H	X	X	Undetermined			
	$\overline{L}$	L	H	X	X	No Change			
	$\overline{L}$	H	H	X	X	Undetermined			
	$\overline{L}$	H	H	X	X	No Change			

L = LOW Voltage Level

H = HIGH Voltage Level

X = Don't Care

l = LOW Voltage Level one set-up time prior to the HIGH to LOW clock transition.

h = HIGH Voltage Level one set-up time prior to the HIGH to LOW clock transition.

P<sub>n</sub> = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

# SN54/74LS95B

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Symbol	Parameter		Limits			Unit	Test Conditions
			Min	Typ	Max		
$V_{IH}$	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
$V_{IL}$	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs
		74			0.8		
$V_{IK}$	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC} = \text{MIN}$ , $I_{IN} = -18 \text{ mA}$
$V_{OH}$	Output HIGH Voltage	54	2.5	3.5		V	$V_{CC} = \text{MIN}$ , $I_{OH} = \text{MAX}$ , $V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table
		74	2.7	3.5		V	
$V_{OL}$	Output LOW Voltage	54, 74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = V_{CC} \text{ MIN}$ , $V_{IN} = V_{IL}$ or $V_{IH}$ per Truth Table
		74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$
$I_{IH}$	Input HIGH Current				20	$\mu\text{A}$	$V_{CC} = \text{MAX}$ , $V_{IN} = 2.7 \text{ V}$
					0.1	mA	$V_{CC} = \text{MAX}$ , $V_{IN} = 7.0 \text{ V}$
$I_{IL}$	Input HIGH Current				-0.4	mA	$V_{CC} = \text{MAX}$ , $V_{IN} = 0.4 \text{ V}$
$I_{OS}$	Short Circuit Current (Note 1)		-20		-100	mA	$V_{CC} = \text{MAX}$
$I_{CC}$	Power Supply Current				21	mA	$V_{CC} = \text{MAX}$

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

## AC CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ , $V_{CC} = 5.0 \text{ V}$ )

Symbol	Parameter		Limits			Unit	Test Conditions
			Min	Typ	Max		
$f_{\text{MAX}}$	Maximum Clock Frequency		25	36		MHz	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$
$t_{\text{PLH}}$	CP to Output			18	27	ns	
$t_{\text{PHL}}$				21	32	ns	

## AC SETUP REQUIREMENTS ( $T_A = 25^\circ\text{C}$ , $V_{CC} = 5.0 \text{ V}$ )

Symbol	Parameter		Limits			Unit	Test Conditions
			Min	Typ	Max		
$t_W$	CP Pulse Width		20			ns	$V_{CC} = 5.0 \text{ V}$
$t_s$	Data Setup Time		20			ns	
$t_h$	Data Hold Time		20			ns	
$t_s$	Mode Control Setup Time		20			ns	
$t_h$	Mode Control Hold Time		20			ns	

# SN54/74LS95B

## DESCRIPTION OF TERMS

SETUP TIME( $t_s$ ) —is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.

HOLD TIME ( $t_h$ ) — is defined as the minimum time following

the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.

## AC WAVEFORMS

The shaded areas indicate when the input is permitted to change for predictable output performance.




Figure 1





Figure 2


**Case 751A-02 D Suffix**  
**14-Pin Plastic**  
**SO-14**



- NOTES:
- DIMENSIONS "A" AND "B" ARE DATUMS AND "T" IS A DATUM SURFACE.
  - DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  - CONTROLLING DIMENSION: MILLIMETER.
  - DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
  - MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
  - 751A-01 IS OBSOLETE, NEW STANDARD 751A-02.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	8.55	8.75	0.337	0.344
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050 BSC	
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019


**Case 632-08 J Suffix**  
**14-Pin Ceramic Dual In-Line**



- NOTES:
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  - CONTROLLING DIMENSION: INCH.
  - DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
  - DIM F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.
  - 632-01 THRU -07 OBSOLETE, NEW STANDARD 632-08.


DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	19.05	19.94	0.750	0.785
B	6.23	7.11	0.245	0.280
C	3.94	5.08	0.155	0.200
D	0.39	0.50	0.015	0.020
F	1.40	1.65	0.055	0.065
G	2.54 BSC		0.100 BSC	
J	0.21	0.38	0.008	0.015
K	3.18	4.31	0.125	0.170
L	7.62 BSC		0.300 BSC	
M	0°	15°	0°	15°
N	0.51	1.01	0.020	0.040

**Case 646-06 N Suffix**  
**14-Pin Plastic**



- NOTES:
- LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
  - DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
  - DIMENSION "B" DOES NOT INCLUDE MOLD FLASH.
  - ROUNDED CORNERS OPTIONAL.
  - 646-05 OBSOLETE, NEW STANDARD 646-06.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	18.16	19.56	0.715	0.770
B	6.10	6.60	0.240	0.260
C	3.69	4.69	0.145	0.185
D	0.38	0.53	0.015	0.021
F	1.02	1.78	0.040	0.070
G	2.54 BSC		0.100 BSC	
H	1.32	2.41	0.052	0.095
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	7.62 BSC		0.300 BSC	
M	0°	10°	0°	10°
N	0.39	1.01	0.015	0.039

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

**Literature Distribution Centers:**

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.

