

8Mb Ultra-Low Power Asynchronous CMOS SRAM

512K × 16bit

Overview

The N08L1618C2A is an integrated memory device containing a 8 Mbit Static Random Access Memory organized as 524,288 words by 16 bits. The device is designed and fabricated using NanoAmp's advanced CMOS technology to provide both high-speed performance and ultra-low power. The device operates with two chip enable ($\overline{CE1}$ and $\overline{CE2}$) controls and output enable (\overline{OE}) to allow for easy memory expansion. Byte controls (\overline{UB} and \overline{LB}) allow the upper and lower bytes to be accessed independently and can also be used to deselect the device. The N08L1618C2A is optimal for various applications where low-power is critical such as battery backup and hand-held devices. The device can operate over a very wide temperature range of -40°C to +85°C and is available in JEDEC standard packages compatible with other standard 512Kb x 16 SRAMs

Features

- **Single Wide Power Supply Range**
1.65 to 2.2 Volts
- **Very low standby current**
0.5μA at 1.8V (Typical)
- **Very low operating current**
1.0mA at 1.8V and 1μs (Typical)
- **Very low Page Mode operating current**
0.5mA at 1.8V and 1μs (Typical)
- **Simple memory control**
Dual Chip Enables ($\overline{CE1}$ and $\overline{CE2}$)
Byte control for independent byte operation
Output Enable (\overline{OE}) for memory expansion
- **Low voltage data retention**
 $V_{CC} = 1.2V$
- **Very fast output enable access time**
25ns \overline{OE} access time
- **Very fast Page Mode access time**
 $t_{AAP} = 25ns$
- **Automatic power down to standby mode**
- **TTL compatible three-state output driver**

Product Family

Part Number	Package Type	Operating Temperature	Power Supply (Vcc)	Speed	Standby Current (I_{SB}), Typical	Operating Current (I_{CC}), Typical
N08L1618C2AB	48 - BGA	-40°C to +85°C	1.65V - 2.2V	70ns @ 1.8V 85ns @ 1.65V	0.5 μA	1 mA @ 1MHz
N08L1618C2AB2	48 - BGA Green					

Pin Configuration


	1	2	3	4	5	6
A	\overline{LB}	\overline{OE}	A ₀	A ₁	A ₂	$\overline{CE2}$
B	I/O ₈	\overline{UB}	A ₃	A ₄	$\overline{CE1}$	I/O ₀
C	I/O ₉	I/O ₁₀	A ₅	A ₆	I/O ₁	I/O ₂
D	V _{SS}	I/O ₁₁	A ₁₇	A ₇	I/O ₃	V _{CC}
E	V _{CC}	I/O ₁₂	NC	A ₁₆	I/O ₄	V _{SS}
F	I/O ₁₄	I/O ₁₃	A ₁₄	A ₁₅	I/O ₅	I/O ₆
G	I/O ₁₅	NC	A ₁₂	A ₁₃	\overline{WE}	I/O ₇
H	A ₁₈	A ₈	A ₉	A ₁₀	A ₁₁	NC

48 Pin BGA (top)
8 x 10 mm

Pin Descriptions

Pin Name	Pin Function
A ₀ -A ₁₈	Address Inputs
\overline{WE}	Write Enable Input
$\overline{CE1}$, $\overline{CE2}$	Chip Enable Input
\overline{OE}	Output Enable Input
\overline{LB}	Lower Byte Enable Input
\overline{UB}	Upper Byte Enable Input
I/O ₀ -I/O ₁₅	Data Inputs/Outputs
V _{CC}	Power
V _{SS}	Ground
NC	Not Connected

Functional Block Diagram



Functional Description

$\overline{\text{CE1}}$	CE2	$\overline{\text{WE}}$	$\overline{\text{OE}}$	$\overline{\text{UB}}$	$\overline{\text{LB}}$	$\text{I/O}_0 - \text{I/O}_{15}^1$	MODE	POWER
H	X	X	X	X	X	High Z	Standby ²	Standby
X	L	X	X	X	X	High Z	Standby ²	Standby
X	X	X	X	H	H	High Z	Standby ²	Standby
L	H	L	X ³	L ¹	L ¹	Data In	Write ³	Active -> Standby ⁴
L	H	H	L	L ¹	L ¹	Data Out	Read	Active -> Standby ⁴
L	H	H	H	L ¹	L ¹	High Z	Active	Standby ⁴

1. When $\overline{\text{UB}}$ and $\overline{\text{LB}}$ are in select mode (low), $\text{I/O}_0 - \text{I/O}_{15}$ are affected as shown. When $\overline{\text{LB}}$ only is in the select mode only $\text{I/O}_0 - \text{I/O}_7$ are affected as shown. When $\overline{\text{UB}}$ is in the select mode only $\text{I/O}_8 - \text{I/O}_{15}$ are affected as shown.

2. When the device is in standby mode, control inputs ($\overline{\text{WE}}$, $\overline{\text{OE}}$, $\overline{\text{UB}}$, and $\overline{\text{LB}}$), address inputs and data input/outputs are internally isolated from any external influence and disabled from exerting any influence externally.

3. When $\overline{\text{WE}}$ is invoked, the $\overline{\text{OE}}$ input is internally disabled and has no effect on the circuit.

4. The device will consume active power in this mode whenever addresses are changed. Data inputs are internally isolated from any external influence.

Capacitance¹

Item	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	C_{IN}	$V_{\text{IN}} = 0\text{V}$, $f = 1\text{ MHz}$, $T_A = 25^\circ\text{C}$		8	pF
I/O Capacitance	$C_{\text{I/O}}$	$V_{\text{IN}} = 0\text{V}$, $f = 1\text{ MHz}$, $T_A = 25^\circ\text{C}$		8	pF

1. These parameters are verified in device characterization and are not 100% tested

Absolute Maximum Ratings¹

Item	Symbol	Rating	Unit
Voltage on any pin relative to V_{SS}	$V_{IN,OUT}$	-0.3 to $V_{CC}+0.3$	V
Voltage on V_{CC} Supply Relative to V_{SS}	V_{CC}	-0.3 to 3.0	V
Power Dissipation	P_D	500	mW
Storage Temperature	T_{STG}	-40 to 125	$^{\circ}C$
Operating Temperature	T_A	-40 to $+85$	$^{\circ}C$
Soldering Temperature and Time	T_{SOLDER}	$260^{\circ}C$, 10sec	$^{\circ}C$

1. Stresses greater than those listed above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.


Operating Characteristics (Over Specified Temperature Range)

Item	Symbol	Test Conditions	Min.	Typ ¹	Max	Unit
Supply Voltage	V_{CC}		1.65	1.8	2.2	V
Data Retention Voltage	V_{DR}	Chip Disabled ³	1.2			V
Input High Voltage	V_{IH}		$0.7V_{CC}$		$V_{CC}+0.3$	V
Input Low Voltage	V_{IL}		-0.3		$0.3V_{CC}$	V
Output High Voltage	V_{OH}	$I_{OH} = 0.2mA$	$V_{CC}-0.2$			V
Output Low Voltage	V_{OL}	$I_{OL} = -0.2mA$			0.2	V
Input Leakage Current	I_{LI}	$V_{IN} = 0$ to V_{CC}			0.5	μA
Output Leakage Current	I_{LO}	$\overline{OE} = V_{IH}$ or Chip Disabled			0.5	μA
Read/Write Operating Supply Current @ 1 μs Cycle Time ²	I_{CC1}	$V_{CC}=2.2$ V, $V_{IN}=V_{IH}$ or V_{IL} Chip Enabled, $I_{OUT} = 0$		1.0	3.0	mA
Read/Write Operating Supply Current @ 70 ns Cycle Time ²	I_{CC2}	$V_{CC}=2.2$ V, $V_{IN}=V_{IH}$ or V_{IL} Chip Enabled, $I_{OUT} = 0$		10.0	14.0	mA
Page Mode Operating Supply Current @ 70 ns Cycle Time ²	I_{CC3}	$V_{CC}=2.2$ V, $V_{IN}=V_{IH}$ or V_{IL} Chip Enabled, $I_{OUT} = 0$		0.5	3.0	mA
Read/Write Quiescent Operating Supply Current ³	I_{CC4}	$V_{CC}=2.2$ V, $V_{IN}=V_{IH}$ or V_{IL} Chip Enabled, $I_{OUT} = 0$, $f = 0$			20	μA
Maximum Standby Current ³	I_{SB1}	$V_{IN} = V_{CC}$ or $0V$ Chip Disabled $t_A = 85^{\circ}C$, $V_{CC} = 2.2$ V		0.5	20.0	μA
Maximum Data Retention Current ³	I_{DR}	$V_{CC} = 1.2V$, $V_{IN} = V_{CC}$ or 0 Chip Disabled, $t_A = 85^{\circ}C$			10	μA

1. Typical values are measured at $V_{CC}=V_{CC}$ Typ., $T_A=25^{\circ}C$ and not 100% tested.

2. This parameter is specified with the outputs disabled to avoid external loading effects. The user must add current required to drive output capacitance expected in the actual system.

3. This device assumes a standby mode if the chip is disabled ($\overline{CE1}$ high or $CE2$ low). In order to achieve low standby current all inputs must be within 0.2 volts of either V_{CC} or V_{SS} .

Power Savings with Page Mode Operation ($\overline{WE} = V_{IH}$)

Note: Page mode operation is a method of addressing the SRAM to save operating current. The internal organization of the SRAM is optimized to allow this unique operating mode to be used as a valuable power saving feature.

The only thing that needs to be done is to address the SRAM in a manner that the internal page is left open and 16-bit words of data are read from the open page. By treating addresses A0-A3 as the least significant bits and addressing the 16 words within the open page, power is reduced to the page mode value which is considerably lower than standard operating currents for low power SRAMs.


Timing Test Conditions

Item	
Input Pulse Level	0.1V _{CC} to 0.9 V _{CC}
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	0.5 V _{CC}
Output Load	30pF
Operating Temperature	-40 to +85 °C


Timing


Item	Symbol	1.65 - 2.2 V		1.8 - 2.2 V		Units
		Min.	Max.	Min.	Max.	
Read Cycle Time	t _{RC}	85		70		ns
Address Access Time (Random Access)	t _{AA}		85		70	ns
Address Access Time (Page Mode)	t _{AAP}		30		25	ns
Chip Enable to Valid Output	t _{CO}		85		70	ns
Output Enable to Valid Output	t _{OE}		30		25	ns
Byte Select to Valid Output	t _{LB} , t _{UB}		85		70	ns
Chip Enable to Low-Z output	t _{LZ}	10		10		ns
Output Enable to Low-Z Output	t _{OLZ}	5		5		ns
Byte Select to Low-Z Output	t _{LBZ} , t _{UBZ}	10		10		ns
Chip Disable to High-Z Output	t _{HZ}	0	20	0	20	ns
Output Disable to High-Z Output	t _{OHZ}	0	20	0	20	ns
Byte Select Disable to High-Z Output	t _{LBHZ} , t _{UBHZ}	0	20	0	20	ns
Output Hold from Address Change	t _{OH}	5		5		ns
Write Cycle Time	t _{WC}	85		70		ns
Chip Enable to End of Write	t _{CW}	50		50		ns
Address Valid to End of Write	t _{AW}	50		50		ns
Byte Select to End of Write	t _{LBW} , t _{UBW}	50		50		ns
Write Pulse Width	t _{WP}	40		40		ns
Address Setup Time	t _{AS}	0		0		ns
Write Recovery Time	t _{WR}	0		0		ns
Write to High-Z Output	t _{WHZ}		20		20	ns
Data to Write Time Overlap	t _{DW}	40		40		ns
Data Hold from Write Time	t _{DH}	0		0		ns
End Write to Low-Z Output	t _{OW}	5		5		ns



Timing of Read Cycle ($\overline{\text{CE1}} = \overline{\text{OE}} = V_{\text{IL}}, \overline{\text{WE}} = \text{CE2} = V_{\text{IH}}$)




Timing Waveform of Read Cycle ($\overline{\text{WE}} = V_{\text{IH}}$)




Timing Waveform of Page Mode Read Cycle ($\overline{WE} = V_{IH}$)

Timing Waveform of Write Cycle ($\overline{\text{WE}}$ control)Timing Waveform of Write Cycle ($\overline{\text{CE1}}$ Control)

Ball Grid Array Package**Dimensions (mm)**

D	E	e = 0.75				BALL MATRIX TYPE
		SD	SE	J	K	
8±0.10	10±0.10	0.375	0.375	2.125	2.375	FULL

Ordering Information

N08L1618C2AX-XX X

Revision History

Revision	Date	Change Description
A	Jan. 2001	Initial Advance Release
B	Mar. 2001	Corrected voltage in Timing table
C	Dec. 2001	Part number change from EM512W16, modified Overview and Features, added Page Mode Operatin diagram, revised Operating Characteristics table, Package diagram, Functional Description table and Ordering Information diagram
D	Nov. 2002	Replaced Isb and Icc on Product Family table with typical values
E	Oct. 2004	Added Green Package Option
F	Dec. 2005	Added RoHS compliant on green packages

© 2001 - 2002 Nanoamp Solutions, Inc. All rights reserved.

NanoAmp Solutions, Inc. ("NanoAmp") reserves the right to change or modify the information contained in this data sheet and the products described therein, without prior notice. NanoAmp does not convey any license under its patent rights nor the rights of others. Charts, drawings and schedules contained in this data sheet are provided for illustration purposes only and they vary depending upon specific applications.

NanoAmp makes no warranty or guarantee regarding suitability of these products for any particular purpose, nor does NanoAmp assume any liability arising out of the application or use of any product or circuit described herein. NanoAmp does not authorize use of its products as critical components in any application in which the failure of the NanoAmp product may be expected to result in significant injury or death, including life support systems and critical medical instruments.