

MOS INTEGRATED CIRCUIT  
 **$\mu$ PD75004, 75006, 75008****4-BIT SINGLE-CHIP MICROCOMPUTER****DESCRIPTION**

The  $\mu$ PD75008 is one of the 75X Series 4-bit single-chip microcomputer.

In addition to high-speed operation with 0.95  $\mu$ s minimum instruction execution time for the CPU, the  $\mu$ PD75008 employs a serial bus interface with standard NEC format, the  $\mu$ PD75004 is a powerful product with a high cost/performance ratio.

The  $\mu$ PD75P008 with PROM, which is provided with  $\mu$ PD75008, is applicable for evaluating systems under development, or for small-scale production of developed systems.

*Detailed functions are described in the following user's manual. Be sure to read it for designing.*

*$\mu$ PD7500X Series User's Manual: IEM-5033*

**FEATURES**

- Capable of high-speed operation and variable instruction execution time to power save
  - 0.95  $\mu$ s, 1.91  $\mu$ s, 15.3  $\mu$ s (Main system clock: operating at 4.19 MHz)
  - 122  $\mu$ s (Subsystem clock: operating at 32.768 kHz)
- 75X architecture comparable to that for an 8-bit microcomputer is employed
- Built-in NEC standard serial bus interface (SBI)
- Clock operation at reduced power dissipation (5  $\mu$ A TYP. : operating at 3 V)
- Enhanced timer function (3 channels)
- Interrupt functions especially enhanced for applications, such as remote control receiver

**APPLICATIONS**

VCRs, CD players, telephones, cameras, blood pressure gauges, etc.

Unless otherwise specified,  $\mu$ PD75008 is treated as the representative model throughout this manual.

The information in this document is subject to change without notice.

**ORDERING INFORMATION**

Part Number	Package	Quality Grade
μPD75004CU-xxx	42-pin plastic shrink DIP (600 mil)	Standard
μPD75004GB-xxx-3B4	44-pin plastic QFP (□10 mm)	Standard
μPD75006CU-xxx	42-pin plastic shrink DIP (600 mil)	Standard
μPD75006GB-xxx-3B4	44-pin plastic QFP (□10 mm)	Standard
μPD75008CU-xxx	42-pin plastic shrink DIP (600 mil)	Standard
μPD75008GB-xxx-3B4	44-pin plastic QFP (□10 mm)	Standard

**Remarks:** xxx is ROM code number.

Please refer to “Quality Grade on NEC Semiconductor Devices” (Document Number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

## FUNCTIONAL OUTLINE

Item		Function		
Instruction Execution Time		0.95, 1.91, and 15.3 $\mu$ s, (Main system clock: operating at 4.19 MHz) 122 $\mu$ s (Subsystem clock: operating at 32.768 kHz)		
Internal Memory	ROM	4096 $\times$ 8-bit ( $\mu$ PD75004)		
		6016 $\times$ 8-bit ( $\mu$ PD75006)		
		8064 $\times$ 8-bit ( $\mu$ PD75008)		
	RAM	512 $\times$ 4-bit		
General-Purpose Registers		• 4-bit manipulation: 8 • 8-bit manipulation: 4		
I/O Port	34	8	CMOS Input pins	Internal pull-up resistor specification by software is possible. : 25
		18	CMOS input/output pins Can directly drive LED: 4	
		8	N-ch open-drain input/output Can directly drive LED: 8	Withstand voltage: 10V Internal pull-up resistor specification by mask option is possible.
Timer	3 chs	Timer/event counter Basic interval timer: Also serves as watchdog timer Watch timer: Buzzer output possible		
Serial Interface		3-line serial I/O mode 2-line serial I/O mode SBI mode		
Bit Sequential Buffer		16 bits		
Clock Output Function		$\Phi$ , $f_x/2^3$ , $f_x/2^4$ , $f_x/2^6$		
Vector Interrupt		External: 3, Internal: 3		
Test Input		External: 1, Internal: 1		
System Clock Oscillator		Main system clock oscillation ceramic/crystal oscillator Subsystem clock oscillation crysal ocillator		
Standby Function		STOP/HALT mode		
Operating Temperature Range		-40 to +85°C		
Operating Supply Voltage		2.7 to 6.0 V		
Package		42-pin plastic shrink DIP (600 mil) 44-pin plastic QFP (□10 mm)		

## CONTENTS

<b>1. PIN CONFIGURATION (TOP VIEW)</b> .....	<b>6</b>
<b>2. BLOCK DIAGRAM</b> .....	<b>8</b>
<b>3. PIN FUNCTIONS</b> .....	<b>9</b>
3.1 PORT PINS .....	9
3.2 NON PORT PINS .....	11
3.3 PIN INPUT/OUTPUT CIRCUITS .....	12
3.4 SELECTION OF MASK OPTION .....	14
3.5 RECOMMENDED PROCESSING OF UNUSED PINS .....	14
3.6 NOTES ON USING THE P00/INT4, AND $\overline{\text{RESET}}$ PINS .....	15
<b>4. MEMORY CONFIGURATION</b> .....	<b>16</b>
<b>5. PERIPHERAL HARDWARE FUNCTIONS</b> .....	<b>20</b>
5.1 PORTS .....	20
5.2 CLOCK GENERATOR CIRCUIT .....	21
5.3 CLOCK OUTPUT CIRCUIT .....	22
5.4 BASIC INTERVAL TIMER .....	23
5.5 WATCH TIMER .....	24
5.6 TIMER/EVENT COUNTER .....	24
5.7 SERIAL INTERFACE .....	26
5.8 BIT SEQUENTIAL BUFFER .....	28
<b>6. INTERRUPT FUNCTIONS</b> .....	<b>28</b>
<b>7. STANDBY FUNCTIONS</b> .....	<b>30</b>
<b>8. RESET FUNCTION</b> .....	<b>31</b>
<b>9. INSTRUCTION SET</b> .....	<b>33</b>
<b>10. ELECTRICAL SPECIFICATIONS</b> .....	<b>40</b>
<b>11. CHARACTERISTIC CURVES</b> .....	<b>53</b>

12. PACKAGE DRAWINGS .....

13. RECOMMENDED SOLDERING CONDITIONS .....

APPENDIX A. DEVELOPMENT TOOLS .....

APPENDIX B. RELATED DOCUMENTS .....

58


61

62


63

## 1. PIN CONFIGURATION (Top View)

- 42-pin plastic shrink DIP (600 mil)




- 44-pin plastic QFP (□ 10 mm)



**Pin names**

P00-P03	: Port 0	SO	: Serial Output
P10-P13	: Port 1	SB0,SB1	: Serial Bus 0,1
P20-P23	: Port 2	RESET	: Reset Input
P30-P33	: Port 3	TI0	: Timer Input 0
P40-P43	: Port 4	PTO0	: Programmable Timer Output 0
P50-P53	: Port 5	BUZ	: Buzzer Clock
P60-P63	: Port 6	PCL	: Programmable Clock
P70-P73	: Port 7	INT0, 1, 4	: External Test Interrupt 0,1,4
P80-P81	: Port 8	INT2	: External Test Input 2
KR0-KR7	: Key Return	X1, 2	: Main System Clock Oscillation 1,2
SCK	: Serial Clock	XT1, 2	: Subsystem Clock Oscillation 1,2
SI	: Serial Input	NC	: No Connection

## 2. BLOCK DIAGRAM



\*: For  $\mu$ PD75004, 12 bits. For  $\mu$ PD75006 and  $\mu$ PD75008, 13 bits.

### 3. PIN FUNCTIONS

#### 3.1 PORT PINS (1/2)

Pin Name	Input/Output	Also Served As	Function	8-Bit I/O	When Reset	Input/Output Circuit TYPE*1
P00	Input	INT4	4-bit input port (PORT0) Pull-up resistors can be specified in 3-bit units for the P01 to P03 pins by software.	X	Input	ⓑ
P01	Input/Output	SCK				ⓕ-A
P02	Input/Output	SO/SB0				ⓕ-B
P03	Input/Output	SO/SB1				Ⓜ-C
P10	Input	INT0	4-bit input port (PORT1) Internal pull-up resistors can be specified in 4-bit units by software.	X	Input	ⓑ-C
P11		INT1				
P12		INT2				
P13		T10				
P20	Input/Output	PTO0	4-bit input/output port (PORT2) Internal pull-up resistors can be specified in 4-bit units by software.	X	Input	E-B
P21		—				
P22		PCL				
P23		BUZ				
P30*2	Input/Output	—	Programmable 4-bit input/output port (PORT3) This port can be specified for input/output in bit units. Internal pull-up resistors can be specified in 4-bit units by software.	X	Input	E-B
P31*2		—				
P32*2		—				
P33*2		—				
P40-43*2	Input/Output	—	N-ch open-drain 4-bit input/output port (PORT4) Internal pull-up resistors can be specified in bit units. (mask option) Resistive voltage is 10 V in the open-drain mode.	○	High level (with internal pull-up resistor) or high impedance	M
P50-53*2	Input/Output	—	N-ch open-drain 4-bit input/output port (PORT5) Internal pull-up resistors can be specified in bit units. (mask option) Resistive voltage is 10 V in the open-drain mode.		High level (with internal pull-up resistor) or high impedance	M

\*1: Circles indicate Schmitt trigger inputs.

2: Can directly drive LED.

## 3.1 PORT PINS (2/2)

Pin Name	Input/Output	Also Served As	Function	8-Bit I/O	When Reset	Input/Output Circuit TYPE* <sup>1</sup>	
P60	Input/Output	KR0	Programmable 4-bit input/output port (PORT6) This port can be specified for input/output in bit units. Internal pull-up resistors can be specified in 4-bit units by software.	○	Input	Ⓕ-A	
P61		KR1					
P62		KR2					
P63		KR3					
P70	Input/Output	KR4	4-bit input/output port (PORT7) Internal pull-up resistors can be specified in 4-bit units by software.			Input	Ⓕ-A
P71		KR5					
P72		KR6					
P73		KR7					
P80	Input/Output	—	2-bit input/output port (PORT8) Internal pull-up resistors can be specified in 2-bit units by software.	X		Input	E-B
P81		—					

\*1: Circles indicate Schmitt trigger inputs.

2: Can directly drive LED.

## 3.2 NON PORT PINS







Pin Name	Input/Output	Also Served As	Function		When Reset	Input/Output Circuit TYPE*1
TI0	Input	P13	Timer/event counter external event pulse Input		Input	ⓑ-C
PTO0	Input/Output	P20	Timer/event counter output		Input	E-B
PCL	Input/Output	P22	Clock output		Input	E-B
BUZ	Input/Output	P23	Fixed frequency output (for buzzer or for trimming the system clock)		Input	E-B
$\overline{\text{SCK}}$	Input/Output	P01	Serial clock input/output		Input	Ⓕ-A
SO/SB0	Input/Output	P02	Serial data output Serial bus input/output		Input	Ⓕ-B
SI/SB1	Input/Output	P03	Serial data input Serial bus input/output		Input	Ⓜ-C
INT4	Input	P00	Edge detection vector interrupt input (both rising and falling edge detection are effective)		Input	ⓑ
INT0	Input	P10	Edge detection vector interrupt input (detection edge can be selected)	Clock synchronous	Input	ⓑ-C
INT1		P11		Asynchronous		
INT2	Input	P12	Edge detection testable input (rising edge detection)	Asynchronous	Input	ⓑ-C
KR0-KR3	Input/Output	P60-P63	Parallel falling edge detection testable input		Input	Ⓕ-A
KR4-KR7	Input/Output	P70-P73	Parallel falling edge detection testable input		Input	Ⓕ-A
X1, X2	Input	—	To connect the crystal/ceramic oscillator to the main system clock generator. When inputting the external clock, input the external clock to pin X1, and the reverse phase of the external clock to pin X2.		Input	—
XT1	Input	—	To connect the crystal oscillator to the subsystem clock generator. When the external clock is used, pin XT1 inputs the external clock. In this case, pin XT2 must be left open.		Input	—
XT2	—				—	
$\overline{\text{RESET}}$	Input	—	System reset input		—	ⓑ
NC *2	—	—	No connection		—	—
V <sub>DD</sub>	—	—	Positive power supply		—	—
V <sub>SS</sub>	—	—	GND		—	—


\*1: Circles indicate Schmitt trigger inputs.

2: When sharing the printed circuit board with the μPD75P008, the NC pin must be directly connected to V<sub>DD</sub>.

### 3.3 PIN INPUT/OUTPUT CIRCUITS

The following shows a simplified input/output circuit diagram for each pin of the  $\mu$ PD75008.

<p>TYPE A (for TYPE E-B)</p>  <p>Input buffer of CMOS standard</p>	<p>TYPE D (for TYPE E-B, F-A)</p>  <p>Push-pull output that can be set in a output high-impedance state (both P-ch and N-ch are off)</p>
<p>TYPE B</p>  <p>Schmitt trigger input with hysteresis characteristics</p>	<p>TYPE E-B</p>  <p>P.U.R. : Pull-Up Resistor</p>
<p>TYPE B-C</p>  <p>P.U.R. : Pull-Up Resistor</p>	<p>TYPE F-A</p>  <p>P.U.R. : Pull-Up Resistor</p>



### 3.4 SELECTION OF MASK OPTION

The following mask operations are available and can be specified for each pin.

**Table 3-1 Mask Option Selection**

Pin	Mask Option	
P40-P43, P50-P53	• With pull-up resistor	• Without pull-up resistor

\*: Mask option can be specified in bit units.

### ★ 3.5 RECOMMENDED PROCESSING OF UNUSED PINS

**Table 3-2 Processing of Unused Pins**

Pin	Recommended Connections
P00/INT4	Connect to V <sub>SS</sub>
P01/SCK	Connect to V <sub>SS</sub> or V <sub>DD</sub>
P02/SO/SB0	
P03/SI/SB1	
P10/INT0-P12/INT2	Connect to V <sub>SS</sub>
P13/TI0	
P20/PTO0	Input : Connect to V <sub>SS</sub> or V <sub>DD</sub> Output: Open
P21	
P22/PCL	
P23/BUZ	
P30-P33	
P40-P43	
P50-P53	
P60-P63	
P70-P73	
P80-P81	
XT1	Connect to V <sub>SS</sub> or V <sub>DD</sub>
XT2	Open

### 3.6 NOTES ON USING THE P00/INT4, AND $\overline{\text{RESET}}$ PINS

★



In addition to the functions described in Sections 3.1 PORT PINS and 3.2 NON PORT PINS, an exclusive function for setting the test mode, in which the internal functions of the  $\mu$ PD75008 are tested (solely used for IC tests), is provided to the P00/INT4 and  $\overline{\text{RESET}}$  pins.

If a voltage exceeding  $V_{DD}$  is applied to either of these pins, the  $\mu$ PD75008 is put into test mode. Therefore, even when the  $\mu$ PD75008 is in normal operation, if noise exceeding the  $V_{DD}$  is input into any of these pins, the  $\mu$ PD75008 will enter the test mode, and this will cause problems for normal operation.

As an example, if the wiring to the P00/INT4 pin or the  $\overline{\text{RESET}}$  pin is long, stray noise may be picked up and the above mentioned problem may occur.

Therefore, all wiring to these pins must be made short enough to not pick up stray noise. If noise cannot be avoided, suppress the noise using a capacitor or diode as shown in the figure below.

- Connect a diode having a low  $V_F$  across P00/INT4 and  $\overline{\text{RESET}}$ , and  $V_{DD}$ . (0.3 V max.)
- Connect a capacitor across P00/INT4 and  $\overline{\text{RESET}}$ , and  $V_{DD}$ .



#### 4. MEMORY CONFIGURATION

- Program memory (ROM) ...  $4096 \times 8$  bits (0000H-0FFFH) :  $\mu$ PD75004  
     ...  $6016 \times 8$  bits (0000H-177FH) :  $\mu$ PD75006  
     ...  $8064 \times 8$  bits (0000H-1F7FH) :  $\mu$ PD75008
- 0000H-0001H: Vector table to which address from which program is started is written after reset
- 0002H-000BH: Vector table to which address from which program is started is written after interrupt
- 0020H-007FH: Table area referenced by GETI instruction
- Data memory (RAM)
  - Data area ....  $512 \times 4$  bits (000H-1FFH)
  - Peripheral hardware area ....  $128 \times 4$  bits (F80H-FFFH)




Fig. 4-1 Program Memory Map ( $\mu$ PD75004)




Fig. 4-2 Program Memory Map (μPD75006)




Fig. 4-3 Program Memory Map (μPD75008)




Fig. 4-4 Data Memory Map

## 5. PERIPHERAL HARDWARE FUNCTIONS

### 5.1 PORTS

I/O ports are classified into the following 3 kinds:

- CMOS input (PORT0, 1) : 8
- CMOS input/output (PORT2, 3, 6, 7, and 8) : 18
- N-ch open-drain input/output (PORT4, 5) : 8

Total : 34

**Table 5-1 Port Function**

Port Name (Symbol)	Function	Operation and Feature	Remarks
PORT0 PORT1	4-bit input	Can be always read or tested regardless of operation mode of multiplexed pin.	Multiplexed with SO/SB0, SI/SB1, SCK, INT0-2, 4, and TIO
PORT3* PORT6	4-bit input/output	Can be set in input or output mode in 1-bit units.	Port 6 is multiplexed with KR0 to KR3.
PORT2 PORT7		Can be set in input or output mode in 4-bit units. Ports 6 and 7 are used in pairs to input/output data in 8-bit units.	Port 2 is multiplexed with PTO0, PCL, and BUZ. Port 7 is multiplexed with KR4-KR7.
PORT4* PORT5*	4-bit input/output (N-ch open-drain, 10 V)	Can be set in input or output mode in 4-bit units. Ports 4 and 5 are used in pairs to input/output data in 8-bit units.	Can be connected to a pull-up resistor in 1-bit units by using mask option.
PORT8	2-bit input/output	Can be set input or output mode in 2-bit units.	—

\*: Can directly drive LED.


## 5.2 CLOCK GENERATOR CIRCUIT

The operation of the clock generator circuit is determined by the processor clock control register (PCC) and system clock control register (SCC).

This circuit can generate two types of clocks: main system clock and subsystem clock.

In addition, it can also change the instruction execution time.

- 0.95  $\mu$ s, 1.91  $\mu$ s, 15.3  $\mu$ s (main system clock: 4.19 MHz)
- 122  $\mu$ s (subsystem clock: 32.768 kHz)



\*: instruction execution.

**Remarks** 1: f<sub>X</sub> = Main system clock frequency

2: f<sub>XT</sub> = Subsystem clock frequency

3: Φ = CPU clock

4: PCC: Processor clock control register

5: SCC: System clock control register

6: One clock cycle (t<sub>cy</sub>) of Φ is one machine cycle of an instruction. For t<sub>cy</sub>, refer to AC characteristics in 10. ELECTRICAL SPECIFICATIONS.


**Fig. 5-1 Clock Generator Block Diagram**

### 5.3 CLOCK OUTPUT CIRCUIT

The clock output circuit outputs clock pulse from the P22/PCL pin. This clock output circuit is used to output clock pulses to the remote control output, peripheral LSIs, etc.

- Clock output (PCL) :  $\Phi$ , 524, 262, 65.5 kHz (operating at 4.19 MHz)
- Buzzer output (BUZ) : 2 kHz (operating at 4.19 MHz, or 32.768 kHz)

Fig. 5-2 shows the clock output circuit configuration.




**Fig. 5-2 Clock Output Circuit Configuration**

**Remarks:** A measures to prevent outputting narrow width pulse when selecting clock output enable/disable is taken.

#### 5.4 BASIC INTERVAL TIMER

The basic interval timer has these functions:

- Interval timer operation which generates a reference time interrupt
- Watchdog timer application which detects a program runaway
- Selects the wait time for releasing the standby mode and counts the wait time
- Reads out the count value



Remarks : \*: Instruction execution

**Fig. 5-3 Basic Interval Timer Configuration**


## 5.5 WATCH TIMER

The  $\mu$ PD75008 has a built-in 1-ch watch timer. The watch timer is configured as shown in Fig. 5-4.

- Sets the test flag (IRQW) with 0.5 sec interval.

The standby mode can be released by IRQW.

- 0.5 second interval can be generated either from the main system clock or subsystem clock.
- Time interval can be advanced to 128 times faster (3.91 ms) by setting the fast mode. This is convenient for program debugging, test, etc.
- Fixed frequency (2.048 kHz) can be output to the P23/BUZ pin. This can be used for beep and system clock frequency trimming.
- The frequency divider circuit can be cleared so that zero second watch start is possible.



( ) is for  $f_x = 4.194304$  MHz,  $f_{xt} = 32.768$  kHz.

**Fig. 5-4 Watch Timer Block Diagram**

## 5.6 TIMER/EVENT COUNTER

The  $\mu$ PD75008 has a built-in 1-ch timer/event counter. The timer/event counter has these functions:

- Programmable interval timer operation
- Outputs square-wave signal of an arbitrary frequency to the PTO0 pin.
- Event counter operation
- Divides the TIO pin input in N and outputs to the PTO0 pin (frequency divider operation).
- Supplies serial shift clock to the serial interface circuit.
- Count condition read out function




Fig. 5-5 Timer/Event Counter Block Diagram

## 5.7 SERIAL INTERFACE

The  $\mu$ PD75008 is equipped with a serial interface that operates in the following modes:

- Three-line serial I/O mode (MSB/LSB first selectable)
- Two-line serial I/O mode (MSB first)
- SBI mode (MSB first)

In the three-line I/O mode, the microcomputer can be connected to a microcomputer in the 75X series or 78K series devices, or various I/O devices. In the two-line serial mode and SBI mode, communication can be established with two or more devices.





Fig. 5-6 Serial Interface Block Diagram

### 5.8 BIT SEQUENTIAL BUFFER .... 16 BITS

The bit sequential buffer is a data memory specifically provided for bit manipulation. With this buffer, addresses and bit specifications can be sequentially up-dated in bit manipulation operation. Therefore, this buffer is very useful for processing long data in bit units.



*Remarks:* For the pmem.@L addressing, the specification bit is shifted according to the L register.

**Fig. 5-7 Bit Sequential Buffer Format**

## 6. INTERRUPT FUNCTIONS

The  $\mu$ PD75008 has 8 different interrupt sources and multiplexed interrupt through the software control. In addition to that, the  $\mu$ PD75008 is also provided with two types of edge detection testable inputs. The interrupt control circuit of the  $\mu$ PD75008 has these functions:

- Hardware controlled vector interrupt function which can control whether or not to accept an interrupt by using the interrupt flag (IE<sub>xxx</sub>) and interrupt master enable flag (IME).
- The interrupt start address can be arbitrarily set.
- Interrupt request flag (IRQ<sub>xxx</sub>) test function (an interrupt generation can be confirmed by means of software).
- Standby mode release (Interrupts to be released can be selected by the interrupt enable flag).




Fig. 6-1 Interrupt Control Block Diagram

## 7. STANDBY FUNCTIONS


The  $\mu$ PD75008 has two different standby modes (STOP mode and HALT mode) to reduce the power consumption while waiting for program execution.

**Table 7-1 Each Status in Standby Mode**

		STOP Mode	HALT Mode
Setting Instruction		STOP instruction	HALT instruction
System Clock for Setting		Can be set only when operating on the main system clock	Can be set either with the main system clock or the subsystem clock
Operation Status	Clock Generator	Only the main system clock stops its operation.	Only the CPU clock $\Phi$ stops its operation. (oscillation continues)
	Basic Interval Timer	No operation	Can operate only when main system clock oscillates (Sets IRQBT at reference time interval)
	Serial Interface	Can operate only when the external $\overline{SCK}$ input is selected for the serial clock	Can operate only when external $\overline{SCK}$ input is selected as serial clock, or when main system clock oscillates
	Timer/Event Counter	Can operate only when the TI0 pin input is selected for the count clock	Can operate only when TI0 pin input is selected as count clock, or when main system clock oscillates
	Watch Timer	Can operate when $f_{XT}$ is selected as the count clock	Can operate
	External Interrupt	INT1, INT2, and INT4 can operate. Only INT0 can not operate.	
	CPU	No operation	
Release Signal		An interrupt request signal from a hardware whose operation is enabled by the interrupt enable flag or the $\overline{RESET}$ signal input	An interrupt request signal from a hardware whose operation is enabled by the interrupt enable flag or the $\overline{RESET}$ signal input

## 8. RESET FUNCTION

When the  $\overline{\text{RESET}}$  signal is input, the μPD75008 is reset and each hardware is initialized as indicated in Table 8-1. Fig. 8-1 shows the reset operation timing.



**Fig. 8-1 Reset Operation by  $\overline{\text{RESET}}$  Input**

**Table 8-1 Status of Each Hardware after Reset (1/2)**

Hardware		$\overline{\text{RESET}}$ Input in Standby Mode	$\overline{\text{RESET}}$ Input during Operation
Program Counter (PC)		The contents of the lower 4 bits of address 000H of the program memory are set to PC11-8, and the contents of address 001H are set to PC7-0.	Same as at left
PSW	Carry Flag (CY)	Retained	Undefined
	Skip Flag (SK0-2)	0	0
	Interrupt Status Flag (IST0)	0	0
	Bank Enable Flag (MBE)	The contents of bit 7 of address 000H of the program memory is set to MBE.	Same as at left
Stack Pointer (SP)		Undefined	Undefined
Data Memory (RAM)		Retained*	Undefined
General-Purpose Register (X, A, H, L, D, E, B, C)		Retained	Undefined
Bank Selection Register (MBS)		0	0
Basic Interval Timer	Counter (BT)	Undefined	Undefined
	Mode Register (BTM)	0	0
Timer/Event Counter	Counter (T0)	0	0
	Module Register (TMOD0)	FFH	FFH
	Mode Register (TM0)	0	0
	TOE0, TOUT F/F	0, 0	0, 0
Watch Timer	Mode Register (WM)	0	0

\*: Data of address 0F8H to 0FDH of the data memory becomes undefined when a  $\overline{\text{RESET}}$  signal is input.

**Table 8-1 Status of Each Hardware after Reset (2/2)**

	Hardware	$\overline{\text{RESET}}$ Input in Standby Mode	$\overline{\text{RESET}}$ Input during Operation
Serial Interface	Shift Register (SIO)	Retained	Undefined
	Operation Mode Register (CSIM)	0	0
	SBI Control Register (SBIC)	0	0
	Slave Address Register (SVA)	Retained	Undefined
Clock Generator, Clock Output Circuit	Processor Clock Control Register (PCC)	0	0
	System Clock Control Register (SCC)	0	0
	Clock Output Mode Register (CLOM)	0	0
Interrupt Function	Interrupt Enable Flag (IE <sub>xxx</sub> )	0	0
	Interrupt Master Enable Flag (IME)	0	0
	INT0, INT1, INT2 Mode Registers (IM0, 1, 2)	0, 0, 0	0, 0, 0
Digital Port	Output Buffer	Off	Off
	Output Latch	Clear (0)	Clear (0)
	Input/Output Mode Register (PMGA, B, C)	0	0
	Pull-Up Resistor Specification Register (POGA, B)	0	0
Bit sequential buffer (BSB0-3)		Retained	Specified

## 9. INSTRUCTION SET

### (1) Operand representation and description

Describe one or more operands in the operand field of each instruction according to the operand representation and description methods of the instruction (for details, refer to RA75X Assembler Package User's Manual - Language (EEU-730)). With some instructions, only one operand should be selected from several operands. The uppercase characters, +, and – are keywords and must be described as is.

Describe an appropriate numeric value or label as immediate data.

The symbols in the register and flag symbols can be described as labels in the places of mem, fmem, pmem, and bit (for details, refer to μPD7500X Series User's Manual (IEM-5033)). However, fmem and pmem restricts the label that can be described.

Representation	Description	
reg	X, A, B, C, D, E, H, L	
reg1	X, B, C, D, E, H, L	
rp	XA, BC, DE, HL	
rp1	BC, DE, HL	
rp2	BC, DE	
rpa	HL, DE, DL	
rpa1	DE, DL	
n4	4-bit immediate data or label	
n8	8-bit immediate data or label	
mem*	8-bit immediate data or label	
bit	2-bit immediate data or label	
fmem	FB0H to FBFH, FF0H to FFFH immediate data or label	
pmem	FC0H to FFFH immediate data or label	
addr	μPD75004	0000H to 0FFFH immediate data or label
	μPD75006	0000H to 177FH immediate data or label
	μPD75008	0000H to 1F7FH immediate data or label
caddr	12-bit immediate data or label	
faddr	11-bit immediate data or label	
taddr	20H to 7FH immediate data (where bit0 = 0) or label	
PORTn	PORT0 to PORT8	
IExxx	IEBT, IECSI, IET0, IE0, IE1, IE2, IE4, IEW	
MBn	MB0, MB1, MB15	

\*: Only even address can be described as mem for 8-bit data processing.

## (2) Legend of operation field

A	: A register; 4-bit accumulator
B	: B register; 4-bit accumulator
C	: C register; 4-bit accumulator
D	: D register; 4-bit accumulator
E	: E register; 4-bit accumulator
H	: H register; 4-bit accumulator
L	: L register; 4-bit accumulator
X	: X register; 4-bit accumulator
XA	: Register pair (XA); 8-bit accumulator
BC	: Register pair (BC); 8-bit accumulator
DE	: Register pair (DE); 8-bit accumulator
HL	: Register pair (HL); 8-bit accumulator
PC	: Program counter
SP	: Stack pointer
CY	: Carry flag; or bit accumulator
PSW	: Program status word
MBE	: Memory bank enable flag
PORT <sub>n</sub>	: Port n (n = 0 to 8)
IME	: Interrupt mask enable flag
IE <sub>xxx</sub>	: Interrupt enable flag
MBS	: Memory bank selector register
PCC	: Processor clock control register
.	: Delimiter of address and bit
(xx)	: Contents addressed by xx
xxH	: Hexadecimal data

(3) Symbols in addressing area field

*1	MB = MBE · MBS (MBS = 0, 1, 15)	Data memory addressing
*2	MB = 0	
*3	MBE = 0 : MB = 0 (00H-7FH) MB = 15 (80H-FFH) MBE = 1 : MB = MBS (MBS = 0, 1, 15)	
*4	MB = 15, fmem = FB0H-FBFH, FF0H-FFFFH	
*5	MB = 15, pmem = FC0H-FFFFH	
*6	addr = 000H-FFFFH (μPD75004) 0000H-177FH (μPD75006) 0000H-1F7FH (μPD75008)	Program memory addressing
*7	addr = (Current PC) – 15 to (Current PC) – 1 (Current PC) + 2 to (Current PC) + 16	
*8	caddr = 000H-FFFFH (μPD75004) 0000H-0FFFH (PC <sub>12</sub> = 0 : μPD75006, 75008) 0000H-177FH (PC <sub>12</sub> = 1 : μPD75006) 0000H-1F7FH (PC <sub>12</sub> = 1 : μPD75008)	
*9	faddr = 0000H-07FFH	
*10	taddr = 0020H-007FH	

- Remarks**
- 1: MB indicates memory bank that can be accessed.
  - 2: In \*2, MB = 0 regardless of MBE and MBS.
  - 3: In \*4 and \*5, MB = 15 regardless of MBE and MBS.
  - 4: \*6 to \*10 indicate areas that can be addressed.

(4) Machine cycle field

In this field, S indicates the number of machine cycles required when an instruction having a skip function skips. The value of S varies as follows:

- When no instruction is skipped ..... S = 0
- When 1-byte or 2-byte instruction is skipped ..... S = 1
- When 3-byte instruction (BR ! addr or CALL ! addr) is skipped ..... S = 2

*Note:* The GETI instruction is skipped in one machine cycle.

One machine cycle equals to one cycle of the CPU clock  $\Phi$ , (=tcv), and can be changed in three steps depending on the setting of the processor clock control register (PCC).

Instructions	Mne-monics	Operand	Bytes	Ma-chine Cyc-les	Operation	Ad-dress-ing Area	Skip Conditions
Transfer	MOV	A, #n4	1	1	$A \leftarrow n4$		String effect A
		reg1, #n4	2	2	$reg1 \leftarrow n4$		
		XA, #n8	2	2	$XA \leftarrow n8$		String effect A
		HL, #n8	2	2	$HL \leftarrow n8$		String effect B
		rp2, #n8	2	2	$rp2 \leftarrow n8$		
		A, @HL	1	1	$A \leftarrow (HL)$	*1	
		A, @rpa1	1	1	$A \leftarrow (rpa1)$	*2	
		XA, @HL	2	2	$XA \leftarrow (HL)$	*1	
		@HL, A	1	1	$(HL) \leftarrow A$	*1	
		@HL, XA	2	2	$(HL) \leftarrow XA$	*1	
		A, mem	2	2	$A \leftarrow (mem)$	*3	
		XA, mem	2	2	$XA \leftarrow (mem)$	*3	
		mem, A	2	2	$(mem) \leftarrow A$	*3	
		mem, XA	2	2	$(mem) \leftarrow XA$	*3	
		A, reg	2	2	$A \leftarrow reg$		
		XA, rp	2	2	$XA \leftarrow rp$		
		reg1, A	2	2	$reg1 \leftarrow A$		
		rp1, XA	2	2	$rp1 \leftarrow XA$		
	XCH	A, @HL	1	1	$A \leftrightarrow (HL)$	*1	
		A, @rpa1	1	1	$A \leftrightarrow (rpa1)$	*2	
		XA, @HL	2	2	$XA \leftrightarrow (HL)$	*1	
		A, mem	2	2	$A \leftrightarrow (mem)$	*3	
		XA, mem	2	2	$XA \leftrightarrow (mem)$	*3	
		A, reg1	1	1	$A \leftrightarrow reg1$		
		XA, rp	2	2	$XA \leftrightarrow rp$		
	MOVT	XA, @PCDE	1	3	• $\mu$ PD75004 $XA \leftarrow (PC_{11-8}+DE)_{ROM}$		
					• $\mu$ PD75006, 75008 $XA \leftarrow (PC_{12-8}+DE)_{ROM}$		
		XA, @PCXA	1	3	• $\mu$ PD75004 $XA \leftarrow (PC_{11-8}+XA)_{ROM}$		
					• $\mu$ PD75006, 75008 $XA \leftarrow (PC_{12-8}+XA)_{ROM}$		
Arith-metic Opera-tion	ADDS	A, #n4	1	1+S	$A \leftarrow A+n4$		carry
		A, @HL	1	1+S	$A \leftarrow A+(HL)$	*1	carry
	ADDC	A, @HL	1	1	$A, CY \leftarrow A+(HL)+CY$	*1	
	SUBS	A, @HL	1	1+S	$A \leftarrow A-(HL)$	*1	borrow
	SUBC	A, @HL	1	1	$A, CY \leftarrow A-(HL)-CY$	*1	
	AND	A, #n4	2	2	$A \leftarrow A \wedge n4$		
		A, @HL	1	1	$A \leftarrow A \wedge (HL)$	*1	
	OR	A, #n4	2	2	$A \leftarrow A \vee n4$		
		A, @HL	1	1	$A \leftarrow A \vee (HL)$	*1	
	XOR	A, #n4	2	2	$A \leftarrow A \vee n4$		
		A, @HL	1	1	$A \leftarrow A \vee (HL)$	*1	
Accum-ulator Manipu-lation	RORC	A	1	1	$CY \leftarrow A_0, A_3 \leftarrow CY, A_{n-1} \leftarrow A_n$		
	NOT	A	2	2	$A \leftarrow \bar{A}$		

Instructions	Mne-monics	Operand	Bytes	Ma-chine Cycles	Operation	Ad-dress-ing Area	Skip Conditions
Increment/Decrement	INCS	reg	1	1+S	$\text{reg} \leftarrow \text{reg}+1$		reg = 0
		@HL	2	2+S	$(\text{HL}) \leftarrow (\text{HL})+1$	*1	(HL) = 0
		mem	2	2+S	$(\text{mem}) \leftarrow (\text{mem})+1$	*3	(mem) = 0
	DECS	reg	1	1+S	$\text{reg} \leftarrow \text{reg}-1$		reg = FH
Compare	SKE	reg, #n4	2	2+S	Skip if reg = n4		reg = n4
		@HL, #n4	2	2+S	Skip if (HL) = n4		*1(HL) = n4
		A, @HL	1	1+S	Skip if A = (HL)	*1	A = (HL)
		A, reg	2	2+S	Skip if A = reg		A = reg
Carry flag	SET1	CY	1	1	$\text{CY} \leftarrow 1$		
	CLR1	CY	1	1	$\text{CY} \leftarrow 0$		
Manipulation	SKT	CY	1	1+S	Skip if CY = 1		CY = 1
	NOT1	CY	1	1	$\text{CY} \leftarrow \overline{\text{CY}}$		
Memory/Bit Manipulation	SET1	mem.bit	2	2	$(\text{mem.bit}) \leftarrow 1$	*3	
		fmem.bit	2	2	$(\text{fmem.bit}) \leftarrow 1$	*4	
		pmem.@L	2	2	$(\text{pmem}_{7-2} + \text{L}_{3-2}.\text{bit}(\text{L}_{1-0})) \leftarrow 1$	*5	
		@H+mem.bit	2	2	$(\text{H} + \text{mem}_{3-0}.\text{bit}) \leftarrow 1$	*1	
	CLR1	mem.bit	2	2	$(\text{mem.bit}) \leftarrow 0$	*3	
		fmem.bit	2	2	$(\text{fmem.bit}) \leftarrow 0$	*4	
		pmem.@L	2	2	$(\text{pmem}_{7-2} + \text{L}_{3-2}.\text{bit}(\text{L}_{1-0})) \leftarrow 0$	*5	
		@H+mem.bit	2	2	$(\text{H} + \text{mem}_{3-0}.\text{bit}) \leftarrow 0$	*1	
	SKT	mem.bit	2	2+S	Skip if (mem.bit) = 1	*3	(mem.bit) = 1
		fmem.bit	2	2+S	Skip if (fmem.bit) = 1	*4	(fmem.bit) = 1
		pmem.@L	2	2+S	Skip if $(\text{pmem}_{7-2} + \text{L}_{3-2}.\text{bit}(\text{L}_{1-0})) = 1$	*5	(pmem.@L) = 1
		@H+mem.bit	2	2+S	Skip if $(\text{H} + \text{mem}_{3-0}.\text{bit}) = 1$	*1	(@H+mem.bit) = 1
	SKF	mem.bit	2	2+S	Skip if (mem.bit) = 0	*3	(mem.bit) = 0
		fmem.bit	2	2+S	Skip if (fmem.bit) = 0	*4	(fmem.bit) = 0
		pmem.@L	2	2+S	Skip if $(\text{pmem}_{7-2} + \text{L}_{3-2}.\text{bit}(\text{L}_{1-0})) = 0$	*5	(pmem.@L) = 0
		@H+mem.bit	2	2+S	Skip if $(\text{H} + \text{mem}_{3-0}.\text{bit}) = 0$	*1	(@H+mem.bit) = 0
	SKTCLR	fmem.bit	2	2+S	Skip if (fmem.bit) = 1 and clear	*4	(fmem.bit) = 1
		pmem.@L	2	2+S	Skip if $(\text{pmem}_{7-2} + \text{L}_{3-2}.\text{bit}(\text{L}_{1-0})) = 1$ and clear	*5	(pmem.@L) = 1
		@H+mem.bit	2	2+S	Skip if $(\text{H} + \text{mem}_{3-0}.\text{bit}) = 1$ and clear	*1	(@H+mem.bit) = 1
	AND1	CY,fmem.bit	2	2	$\text{CY} \leftarrow \text{CY} \wedge (\text{fmem.bit})$	*4	
		CY,pmem.@L	2	2	$\text{CY} \leftarrow \text{CY} \wedge (\text{pmem}_{7-2} + \text{L}_{3-2}.\text{bit}(\text{L}_{1-0}))$	*5	
		CY,@H+mem.bit	2	2	$\text{CY} \leftarrow \text{CY} \wedge (\text{H} + \text{mem}_{3-0}.\text{bit})$	*1	
	OR1	CY,fmem.bit	2	2	$\text{CY} \leftarrow \text{CY} \vee (\text{fmem.bit})$	*4	
		CY,pmem.@L	2	2	$\text{CY} \leftarrow \text{CY} \vee (\text{pmem}_{7-2} + \text{L}_{3-2}.\text{bit}(\text{L}_{1-0}))$	*5	
		CY,@H+mem.bit	2	2	$\text{CY} \leftarrow \text{CY} \vee (\text{H} + \text{mem}_{3-0}.\text{bit})$	*1	
	XOR1	CY,fmem.bit	2	2	$\text{CY} \leftarrow \text{CY} \oplus (\text{fmem.bit})$	*4	
		CY,pmem.@L	2	2	$\text{CY} \leftarrow \text{CY} \oplus (\text{pmem}_{7-2} + \text{L}_{3-2}.\text{bit}(\text{L}_{1-0}))$	*5	
		CY,@H+mem.bit	2	2	$\text{CY} \leftarrow \text{CY} \oplus (\text{H} + \text{mem}_{3-0}.\text{bit})$	*1	

Instructions	Mne- monics	Operand	Bytes	Ma- chine Cyc- les	Operation	Ad- dress- ing Area	Skip Conditions
Branch	BR	addr	—	—	<ul style="list-style-type: none"> <li>• <math>\mu</math>PD75004 PC<sub>11-0</sub> <math>\leftarrow</math> addr (The most suitable instruction is selectable from among BRCB !caddr, and BR \$addr depending on the assembler.)</li> </ul>	*6	
					<ul style="list-style-type: none"> <li>• <math>\mu</math>PD75006, 75008 PC<sub>12-0</sub> <math>\leftarrow</math> addr (The most suitable instruction is selectable from among BR !addr, BRCB !caddr, and BR \$addr depending on the assembler.)</li> </ul>		
		!addr	3	3	<ul style="list-style-type: none"> <li>• <math>\mu</math>PD75006, 75008 PC<sub>12-0</sub> <math>\leftarrow</math> addr</li> </ul>	*6	
		\$addr	1	2	<ul style="list-style-type: none"> <li>• <math>\mu</math>PD75004 PC<sub>11-0</sub> <math>\leftarrow</math> addr</li> </ul>	*7	
	BRCB	!caddr	2	2	<ul style="list-style-type: none"> <li>• <math>\mu</math>PD75006, 75008 PC<sub>12-0</sub> <math>\leftarrow</math> addr</li> </ul>		
					<ul style="list-style-type: none"> <li>• <math>\mu</math>PD75004 PC<sub>11-0</sub> <math>\leftarrow</math> caddr<sub>11-0</sub></li> </ul>	*8	
Subrou- tine/ Stack Control	CALL	!addr	3	3	<ul style="list-style-type: none"> <li>• <math>\mu</math>PD75004 (SP-4)(SP-1)(SP-2) <math>\leftarrow</math> PC<sub>11-0</sub> (SP-3) <math>\leftarrow</math> MBE, 0, 0, 0 PC<sub>11-0</sub> <math>\leftarrow</math> addr, SP <math>\leftarrow</math> SP-4</li> </ul>	*6	
					<ul style="list-style-type: none"> <li>• <math>\mu</math>PD75006, 75008 (SP-4)(SP-1)(SP-2) <math>\leftarrow</math> PC<sub>11-0</sub> (SP-3) <math>\leftarrow</math> MBE, 0, 0, PC<sub>12</sub> PC<sub>12-0</sub> <math>\leftarrow</math> addr, SP <math>\leftarrow</math> SP-4</li> </ul>		
	CALLF	!faddr	2	2	<ul style="list-style-type: none"> <li>• <math>\mu</math>PD75004 (SP-4)(SP-1)(SP-2) <math>\leftarrow</math> PC<sub>11-0</sub> (SP-3) <math>\leftarrow</math> MBE, 0, 0, 0 PC<sub>11-0</sub> <math>\leftarrow</math> 0, faddr, SP <math>\leftarrow</math> SP-4</li> </ul>	*9	
					<ul style="list-style-type: none"> <li>• <math>\mu</math>PD75006, 75008 (SP-4)(SP-1)(SP-2) <math>\leftarrow</math> PC<sub>11-0</sub> (SP-3) <math>\leftarrow</math> MBE, 0, 0, PC<sub>12</sub> PC<sub>12-0</sub> <math>\leftarrow</math> 0, 0, faddr, SP <math>\leftarrow</math> SP-4</li> </ul>		
	RET		1	3	<ul style="list-style-type: none"> <li>• <math>\mu</math>PD75004 MBE, x, x, x <math>\leftarrow</math> (SP+1) PC<sub>11-0</sub> <math>\leftarrow</math> (SP)(SP+3)(SP+2) SP <math>\leftarrow</math> SP+4</li> </ul>		
					<ul style="list-style-type: none"> <li>• <math>\mu</math>PD75006, 75008 MBE, x, x, PC<sub>12</sub> <math>\leftarrow</math> (SP+1) PC<sub>11-0</sub> <math>\leftarrow</math> (SP)(SP+3)(SP+2) SP <math>\leftarrow</math> SP+4</li> </ul>		
	RETS		1	3+S	<ul style="list-style-type: none"> <li>• <math>\mu</math>PD75004 MBE, x, x, x <math>\leftarrow</math> (SP+1) PC<sub>11-0</sub> <math>\leftarrow</math> (SP)(SP+3)(SP+2) SP <math>\leftarrow</math> SP+4, then skip unconditionally</li> </ul>		Undefined
					<ul style="list-style-type: none"> <li>• <math>\mu</math>PD75006, 75008 MBE, x, x, PC<sub>12</sub> <math>\leftarrow</math> (SP+1) PC<sub>11-0</sub> <math>\leftarrow</math> (SP)(SP+3)(SP+2) SP <math>\leftarrow</math> SP+4, then skip unconditionally</li> </ul>		

Instructions	Mne- monics	Operand	Bytes	Ma- chine Cyc- les	Operation	Ad- dress- ing Area	Skip Conditions
Subrou- tine/ Stack Control (Cont'd)	RETI		1	3	<ul style="list-style-type: none"> <li>• <math>\mu</math>PD75004 MBE, x, x, x <math>\leftarrow</math> (SP+1) PC<sub>11-0</sub> <math>\leftarrow</math> (SP)(SP+3)(SP+2) PSW <math>\leftarrow</math> (SP+4)(SP+5), SP <math>\leftarrow</math> SP+6</li> <li>• <math>\mu</math>PD75006, 75008 MBE, x, x, PC<sub>12</sub> <math>\leftarrow</math> (SP+1) PC<sub>11-0</sub> <math>\leftarrow</math> (SP)(SP+3)(SP+2) PSW <math>\leftarrow</math> (SP+4)(SP+5), SP <math>\leftarrow</math> SP+6</li> </ul>		
		PUSH					
		rp	1	1	(SP-1)(SP-2) $\leftarrow$ rp, SP $\leftarrow$ SP-2		
		BS	2	2	(SP-1) $\leftarrow$ MBS, (SP-2) $\leftarrow$ 0, SP $\leftarrow$ SP-2		
		POP					
		rp	1	1	rp $\leftarrow$ (SP+1)(SP), SP $\leftarrow$ SP+2		
		BS	2	2	MBS $\leftarrow$ (SP+1), SP $\leftarrow$ SP+2		
Inter- rupt Control	EI		2	2	IME $\leftarrow$ 1		
		IExxx	2	2	IExxx $\leftarrow$ 1		
	DI		2	2	IME $\leftarrow$ 0		
		IExxx	2	2	IExxx $\leftarrow$ 0		
I/O	IN *	A, PORT <sub>n</sub>	2	2	A $\leftarrow$ PORT <sub>n</sub> (n = 0-8)		
		XA, PORT <sub>n</sub>	2	2	XA $\leftarrow$ PORT <sub>n+1</sub> , PORT <sub>n</sub> (n = 4, 6)		
	OUT *	PORT <sub>n</sub> , A	2	2	PORT <sub>n</sub> $\leftarrow$ A (n = 2-8)		
		PORT <sub>n</sub> , XA	2	2	PORT <sub>n+1</sub> , PORT <sub>n</sub> $\leftarrow$ XA (n = 4, 6)		
CPU Control	HALT		2	2	Set HALT Mode (PCC.2 $\leftarrow$ 1)		
	STOP		2	2	Set STOP Mode (PCC.3 $\leftarrow$ 1)		
	NOP		1	1	No Operation		
Special	SEL	MB <sub>n</sub>	2	2	MBS $\leftarrow$ n (n = 0, 1, 15)		
	GETI	taddr	1	3	<ul style="list-style-type: none"> <li>• <math>\mu</math>PD75004 Where TBR instruction, PC<sub>11-0</sub> <math>\leftarrow</math> (taddr)<sub>3-0</sub>+(taddr+1)</li> <li>Where TCALL instruction, (SP-4)(SP-1)(SP-2) <math>\leftarrow</math> PC<sub>11-0</sub> (SP-3) <math>\leftarrow</math> MBE, 0, 0, 0 PC<sub>11-0</sub> <math>\leftarrow</math> (taddr)<sub>3-0</sub>+(taddr+1) SP <math>\leftarrow</math> SP-4</li> <li>Except for TBR and TCALL instructions, Instruction execution of (taddr)(taddr+1)</li> <li>• <math>\mu</math>PD75006, 75008 Where TBR instruction, PC<sub>12-0</sub> <math>\leftarrow</math> (taddr)<sub>4-0</sub>+(taddr+1)</li> <li>Where TCALL instruction, (SP-4)(SP-1)(SP-2) <math>\leftarrow</math> PC<sub>11-0</sub> (SP-3) <math>\leftarrow</math> MBE, 0, 0, PC<sub>12</sub> PC<sub>12-0</sub> <math>\leftarrow</math> (taddr)<sub>4-0</sub>+(taddr+1) SP <math>\leftarrow</math> SP-4</li> <li>Except for TBR and TCALL instructions, Instruction execution of (taddr)(taddr+1)</li> </ul>	*10	<div>Depends on referenced instruction</div> <div>Depends on referenced instruction</div>

\*: When executing the IN/OUT instruction, MBE = 0, or MBE = 1, and MBS = 15.

## 10. ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS ( $T_a = 25^\circ\text{C}$ )

Parameter	Symbol	Conditions		Ratings	Unit
Supply Voltage	$V_{DD}$			-0.3 to +7.0	V
Input Voltage	$V_{I1}$	Other than ports 4, 5		-0.3 to $V_{DD}+0.3$	V
	$V_{I2}$	Ports 4, 5	w/pull-up resistor	-0.3 to $V_{DD}+0.3$	V
			Open drain	-0.3 to +11	V
Output Voltage	$V_O$			-0.3 to $V_{DD}+0.3$	V
High-Level Output Current	$I_{OH}$	1 pin		-10	mA
		All pins		-30	mA
Low-Level Output Current	$I_{OL}^*$	Ports 0, 3, 4, 5	Peak	30	mA
			rms	15	mA
		Other than ports 0, 3, 4, 5	Peak	20	mA
			rms	10	mA
		Total of ports 0, 3, 4, 5, 8	Peak	160	mA
			rms	120	mA
		Total of ports 2, 6, 7	Peak	66	mA
			rms	33	mA
Operating Temperature	$T_{opt}$			-40 to +85	$^\circ\text{C}$
Storage Temperature	$T_{stg}$			-65 to +150	$^\circ\text{C}$




\*:  $\text{rms} = \text{Peak value} \times \sqrt{\text{Duty}}$

CAPACITANCE ( $T_a = 25^\circ\text{C}$ ,  $V_{DD} = 0 \text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input Capacitance	$C_{IN}$	f = 1 MHz Pins other than those measured are at 0 V			15	pF
Output Capacitance	$C_{OUT}$				15	pF
Input/Output Capacitance	$C_{IO}$				15	pF

## MAIN SYSTEM CLOCK OSCILLATOR CIRCUIT CHARACTERISTICS

(T<sub>a</sub> = -40 to +85°C, V<sub>DD</sub> = 2.7 to 6.0 V)

Oscillator	Recommended Constants	Item	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic		Oscillation frequency(f <sub>xx</sub> )*1	V <sub>DD</sub> = Oscillation voltage range	1.0		5.0*3	MHz
		Oscillation stabilization time*2	After V <sub>DD</sub> come to MIN. of oscillation voltage range			4	ms
Crystal		Oscillation frequency (f <sub>xx</sub> )*1		1.0	4.19	5.0*3	MHz
		Oscillation stabilization time*2	V <sub>DD</sub> = 4.5 to 6.0 V			10	ms
External Clock		X1 input frequency (f <sub>x</sub> )*1		1.0		5.0*3	MHz
		X1 input high-, low-level widths (t <sub>xH</sub> , t <sub>xL</sub> )		100		500	ns

\*1: The oscillation frequency and X1 input frequency are indicated only to express the characteristics of the oscillator circuit. For instruction execution time, refer to AC Characteristics.

2: Time required for oscillation to stabilize after V<sub>DD</sub> has been applied or the STOP mode has been released.

3: When the oscillation frequency is 4.19 MHz < f<sub>x</sub> ≤ 5.0 MHz, do not select PCC = 0011 as the instruction execution time: otherwise, one machine cycle is set to less than 0.95 μs, falling short of the rated minimum value of 0.95 μs.



★

★

**Note:** When using the oscillation circuit of the main system clock, wire the portion enclosed in dotted line in the figures as follows to avoid adverse influences on the wiring capacity:

- Keep the wiring length as short as possible.
- Do not cross the wiring over the other signal lines.
- Do not route the wiring in the vicinity of lines through which a high alternating current flows.
- Always keep the ground point of the capacitor of the oscillator circuit at the same potential as V<sub>ss</sub>. Do not connect the ground pattern through which a high current flows.
- Do not extract signals from the oscillation circuit.

**SUBSYSTEM CLOCK OSCILLATOR CIRCUIT CHARACTERISTICS**(T<sub>a</sub> = -40 to +85°C, V<sub>DD</sub> = 2.7 to 6.0 V)

Oscillator	Recommended Constants	Item	Conditions	MIN.	TYP.	MAX.	Unit
Crystal		Oscillation frequency (f <sub>XT</sub> )* <sup>1</sup>		32	32.768	35	kHz
		Oscillation stabilization time* <sup>2</sup>	V <sub>DD</sub> = 4.5 to 6.0 V		1.0	2	s
						10	s
External Clock		XT1 input frequency (f <sub>XT</sub> )* <sup>1</sup>		32		100	kHz
		XT1 input high-, low-level widths (t <sub>XTH</sub> , t <sub>XTL</sub> )		5		15	μs

\*1: Express the characteristics of the oscillator circuit.

2: Time required for oscillator to stabilize after V<sub>DD</sub> has been applied.

★

**Note:** When using the oscillation circuit of the subsystem clock, wire the portion enclosed in dotted line in the figures as follows to avoid adverse influences on the wiring capacity:

- Keep the wiring length as short as possible.
- Do not cross the wiring over the other signal lines.
- Do not route the wiring in the vicinity of lines through which a high alternating current flows.
- Always keep the ground point of the capacitor of the oscillator circuit at the same potential as V<sub>SS</sub>. Do not connect the ground pattern through which a high current flows.
- Do not extract signals from the oscillation circuit.

The amplification factor of the subsystem clock oscillation circuit is designed to be low to reduce the current dissipation and therefore, the subsystem clock oscillation circuit is influenced by noise more easily than the main system clock oscillation circuit. When using the subsystem clock, therefore, exercise utmost care in wiring the circuit.

## RECOMMENDED OSCILLATION CIRCUIT CONSTANTS

MAIN SYSTEM CLOCK: CERAMIC OSCILLATOR ( $T_a = -40$  to  $+85^\circ\text{C}$ )

Manufacturer	Product Name	Frequency (MHz)	Recommended Circuit Constants		Operating Voltage Range	
			C1 (pF)	C2 (pF)	MIN. (V)	MAX. (V)
Murata Mfg.	CSA x.xxMK*	1.00 to 1.99	30	30	2.7	6.0
	CSA x.xxMG093*	2.00 to 2.44	30	30	2.7	
	CST x.xxMG093*		—	—	2.7	
	CSA x.xxMGU*	2.45 to 5.00	30	30	2.7	
	CST x.xxMGU*		—	—	2.7	
	CSA x.xxMG*	2.00 to 5.00	30	30	3.0	
	CST x.xxMG*		—	—	3.0	
Kyoto Ceramic	KBR-1000H	1.00	100	100	2.7	6.0
	KBR-2.0MS	2.00	47	47	2.7	
	KBR-4.0MS	4.00	33	33	2.7	
	KBR-5.0M	5.00	33	33	3.0	
Toko	CRHB4.00M	4.00	27	27	3.0	

\*: x.xx indicates frequency.

MAIN SYSTEM CLOCK: XTAL ( $T_a = -20$  to  $+70^\circ\text{C}$ )

Manufacturer	Product Name	Frequency (MHz)	Recommended Circuit Constants		Operating Voltage Range	
			C1 (pF)	C2 (pF)	MIN. (V)	MAX. (V)
Kinseki	HC-6U	1.0 to 2.0	20 *	22	2.7	6.0
	HC-18U HC-43U, 49/U	2.0 to 5.0				

\*: Adjust the oscillation frequency in a range of  $C_1 = 15$  to  $33$  pF.

SUBSYSTEM CLOCK: XTAL ( $T_a = -10$  to  $+60^\circ\text{C}$ )

Manufacturer	Product Name	Frequency (MHz)	Recommended Circuit Constants			Operating Voltage Range	
			C3 (pF)	C4 (pF)	R (k $\Omega$ )	MIN. (V)	MAX. (V)
Kinseki	P-3	32.768	18 *	18	330	2.7	6.0

\*: Adjust the oscillation frequency in a range of  $C_3 = 10$  to  $33$  pF.

**DC CHARACTERISTICS** ( $T_a = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 2.7$  to  $6.0$  V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
High-Level Input Voltage	V <sub>IH1</sub>	Ports 2, 3, 8		0.7V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH2</sub>	Ports 0, 1, 6, 7, RESET		0.8V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH3</sub>	Ports 4, 5	w/pull-up resistor	0.7V <sub>DD</sub>		V <sub>DD</sub>	V
			Open-drain	0.7V <sub>DD</sub>		10	V
	V <sub>IH4</sub>	X1, X2, XT1		V <sub>DD</sub> -0.5		V <sub>DD</sub>	V
Low-level Input Voltage	V <sub>IL1</sub>	Ports 2, 3, 4, 5, 8		0		0.3V <sub>DD</sub>	V
	V <sub>IL2</sub>	Ports 0, 1, 6, 7, RESET		0		0.2V <sub>DD</sub>	V
	V <sub>IL3</sub>	X1, X2, XT1		0		0.4	V
High-Level Output Voltage	V <sub>OH1</sub>	Ports 0, 2, 3, 6, 7, 8	V <sub>DD</sub> = 4.5 to 6.0 V, I <sub>OH</sub> = -1 mA	V <sub>DD</sub> -1.0			V
			I <sub>OH</sub> = -100 μA	V <sub>DD</sub> -0.5			V
Low-Level Output Voltage	V <sub>OL1</sub>	Ports 0, 2, 3, 4, 5, 6, 7, 8	Ports 4 and 5 V <sub>DD</sub> = 4.5 to 6.0 V I <sub>OL</sub> = 15 mA		0.4	2.0	V
			Ports 3 V <sub>DD</sub> = 4.5 to 6.0 V I <sub>OL</sub> = 15 mA		0.6	2.0	V
			V <sub>DD</sub> = 4.5 to 6.0 V I <sub>OL</sub> = 1.6 mA			0.4	V
			I <sub>OL</sub> = 400 μA			0.5	V
	V <sub>OL2</sub>	SB0, 1 Open-drain	Pull-up ≥ 1 kΩ V <sub>DD</sub> = 4.5 to 6.0 V			0.2V <sub>DD</sub>	V
			Pull-up ≥ 5 kΩ			0.2V <sub>DD</sub>	V
High-Level Input Leakage Current	I <sub>LIH1</sub>	V <sub>IN</sub> = V <sub>DD</sub>	Other than below			3	μA
	I <sub>LIH2</sub>		X1, X2, XT1			20	μA
	I <sub>LIH3</sub>	V <sub>IN</sub> = 10 V	Ports 4, 5 (open-drain)			20	μA
Low-Level Input Leakage Current	I <sub>LIL1</sub>	V <sub>IN</sub> = 0 V	Other than below			-3	μA
	I <sub>LIL2</sub>		X1, X2, XT1			-20	μA
High-Level Output Leakage Current	I <sub>LOH1</sub>	V <sub>OUT</sub> = V <sub>DD</sub>	Other than below			3	μA
	I <sub>LOH2</sub>	V <sub>OUT</sub> = 10 V	Ports 4, 5 (open-drain)			20	μA
Low-Level Output Leakage Current	I <sub>LOL</sub>	V <sub>OUT</sub> = 0 V				-3	μA
Internal Pull-Up Resistor	R <sub>L1</sub>	Ports 0, 1, 2, 3, 6, 7, 8 (except P00) V <sub>IN</sub> = 0V	V <sub>DD</sub> = 5.0 V±10%	15	40	80	kΩ
			V <sub>DD</sub> = 3.0 V±10%	30		300	kΩ
	R <sub>L2</sub>	Ports 4, 5 V <sub>OUT</sub> = V <sub>DD</sub> -2.0 V	V <sub>DD</sub> = 5.0 V±10%	15	40	70	kΩ
			V <sub>DD</sub> = 3.0 V±10%	10		60	kΩ

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Supply Current *1	I <sub>DD1</sub>	4.19 MHz*4 crystal oscillator	V <sub>DD</sub> = 5.0 V±10%*2		2.5	8	mA
			V <sub>DD</sub> = 3.0 V±10%*3		0.35	1.2	mA
	I <sub>DD2</sub>	C1 = C2 = 22pF	HALT mode V <sub>DD</sub> = 5 V±10%		500	1500	μA
			V <sub>DD</sub> = 3 V±10%		150	450	μA
	I <sub>DD3</sub>	32.768 kHz*5	V <sub>DD</sub> = 3 V±10%		30	90	μA
	I <sub>DD4</sub>	crystal oscillator	HALT mode V <sub>DD</sub> = 3 V±10%		5	15	μA
	I <sub>DD5</sub>	XT1 = 0 V STOP mode	V <sub>DD</sub> = 5 V±10%		0.5	20	μA
			V <sub>DD</sub> = 3 V±10%		0.1	10	μA
			T <sub>a</sub> = 25°C		0.1	5	μA

- \*1: Current for the built-in pull-up resistor is not included.
- 2: When operand in the high-speed mode with the processor clock control register (PCC) set to 0011.
- 3: When operated in the low-speed mode with the PCC set to 0000.
- 4: Including when the subsystem clock is operated.
- 5: When operated with the subsystem clock by setting the system clock control register (SCC) to 1011 to stop the main system clock operation.


**AC CHARACTERISTICS** ( $T_a = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 2.7$  to  $6.0$  V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CPU Clock Cycle Time*1 (Minimum Instruction Execution Time = 1 Machine Cycle)	$t_{CY}$	w/main system clock	$V_{DD} = 4.5$ to $6.0$ V	0.95	64	$\mu\text{s}$
				3.8	64	$\mu\text{s}$
		w/subsystem clock		114	122	$\mu\text{s}$
TIO Input Frequency	$f_{TI}$	$V_{DD} = 4.5$ to $6.0$ V	0		1	MHz
			0		275	kHz
TIO Input High-, Low-Level Widths	$t_{TIH}$ , $t_{TIL}$	$V_{DD} = 4.5$ to $6.0$ V	0.48			$\mu\text{s}$
			1.8			$\mu\text{s}$
Interrupt Input High-, Low-Level Widths	$t_{INTH}$ , $t_{INTL}$	INT0	*2			$\mu\text{s}$
		INT1, 2, 4	10			$\mu\text{s}$
		KR0-7	10			$\mu\text{s}$
RESET Low-Level Width	$t_{RSL}$		10			$\mu\text{s}$

\*1: The CPU clock ( $\Phi$ ) cycle time (minimum instruction execution time) is determined by the oscillation frequency of the connected oscillator, system clock control register (SCC), and processor clock control register (PCC).

The figure on the right is cycle time  $t_{CY}$  vs. supply voltage  $V_{DD}$  characteristics at the main system clock.

2:  $2t_{CY}$  or  $128/f_x$  depending on the setting of the interrupt mode register (IM0).



**SERIAL TRANSFER OPERATION****Two-Line and Three-Line Serial I/O Modes ( $\overline{\text{SCK}}$ : internal clock output):**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK}}$ Cycle Time	$t_{\text{KCY1}}$	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$	1600			ns
			3800			ns
$\overline{\text{SCK}}$ High-, Low-Level Widths	$t_{\text{KL1}}$	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$	$t_{\text{KCY1}}/2-50$			ns
	$t_{\text{KH1}}$		$t_{\text{KCY1}}/2-150$			ns
SI Set-Up Time (vs. $\overline{\text{SCK}} \uparrow$ )	$t_{\text{SIK1}}$		150			ns
SI Hold Time (vs. $\overline{\text{SCK}} \uparrow$ )	$t_{\text{KSI1}}$		400			ns
$\overline{\text{SCK}} \downarrow \rightarrow \text{SO}$ Output Delay Time	$t_{\text{KS01}}$	$R = 1 \text{ k}\Omega$ , $C = 100 \text{ pF}^*$	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$	0	250	ns
				0	1000	ns

**TWO-LINE AND THREE-LINE SERIAL I/O MODES ( $\overline{\text{SCK}}$ : external clock input):**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK}}$ Cycle Time	$t_{\text{KCY2}}$	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$	800			ns
			3200			ns
$\overline{\text{SCK}}$ High-, Low-Level Widths	$t_{\text{KL2}}$	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$	400			ns
	$t_{\text{KH2}}$		1600			ns
SI Set-Up Time (vs. $\overline{\text{SCK}} \uparrow$ )	$t_{\text{SIK2}}$		100			ns
SI Hold Time (vs. $\overline{\text{SCK}} \uparrow$ )	$t_{\text{KSI2}}$		400			ns
$\overline{\text{SCK}} \downarrow \rightarrow \text{SO}$ Output Delay Time	$t_{\text{KS02}}$	$R = 1 \text{ k}\Omega$ , $C = 100 \text{ pF}^*$	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$	0	300	ns
				0	1000	ns

\*: R and C are load resistance and load capacitance of the SO output line.

**SBI MODE ( $\overline{\text{SCK}}$ : internal clock output (master)):**


Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
SCK Cycle Time	$t_{\text{KCY3}}$	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$		1600			ns
				3800			ns
$\overline{\text{SCK}}$ High-, Low-Level Widths	$t_{\text{KL3}}$ $t_{\text{KH3}}$	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$		$t_{\text{KCY3}}/2-50$			ns
				$t_{\text{KCY3}}/2-150$			ns
SB0, 1 Set-Up Time (vs. $\overline{\text{SCK}} \uparrow$ )	$t_{\text{SIK3}}$			150			ns
SB0, 1 Hold Time (vs. $\overline{\text{SCK}} \uparrow$ )	$t_{\text{SI3}}$			$t_{\text{KCY3}}/2$			ns
$\overline{\text{SCK}} \downarrow \rightarrow$ SB0, 1 Output Delay Time	$t_{\text{KS03}}$	$R = 1 \text{ k}\Omega$ , $C = 100 \text{ pF}^*$	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$	0		250	ns
				0		1000	ns
$\overline{\text{SCK}} \uparrow \rightarrow$ SB0, 1 $\downarrow$	$t_{\text{KSB}}$			$t_{\text{KCY3}}$			ns
SB0,1 $\downarrow \rightarrow \overline{\text{SCK}}$	$t_{\text{SBK}}$			$t_{\text{KCY3}}$			ns
SB0, 1 Low-Level Width	$t_{\text{SBL}}$			$t_{\text{KCY3}}$			ns
SB0, 1 High-Level Width	$t_{\text{SBH}}$			$t_{\text{KCY3}}$			ns

**SBI MODE ( $\overline{\text{SCK}}$ : external clock input (slave)):**



Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
SCK Cycle Time	$t_{\text{KCY4}}$	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$		800			ns
				3200			ns
SCK High-, Low-Level Widths	$t_{\text{KL4}}$ $t_{\text{KH4}}$	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$		400			ns
				1600			ns
SB0, 1 Set-Up Time (vs. $\overline{\text{SCK}} \uparrow$ )	$t_{\text{SIK4}}$			100			ns
SB0, 1 Hold Time (vs. $\overline{\text{SCK}} \uparrow$ )	$t_{\text{SI4}}$			$t_{\text{KCY4}}/2$			ns
$\overline{\text{SCK}} \downarrow \rightarrow$ SB0, 1 Output Delay Time	$t_{\text{KS04}}$	$R = 1 \text{ k}\Omega$ , $C = 100 \text{ pF}^*$	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$	0		300	ns
				0		1000	ns
$\overline{\text{SCK}} \uparrow \rightarrow$ SB0, 1 $\downarrow$	$t_{\text{KSB}}$			$t_{\text{KCY4}}$			ns
SB0,1 $\downarrow \rightarrow \overline{\text{SCK}} \downarrow$	$t_{\text{SBK}}$			$t_{\text{KCY4}}$			ns
SB0, 1 Low-Level Width	$t_{\text{SBL}}$			$t_{\text{KCY4}}$			ns
SB0, 1 High-Level Width	$t_{\text{SBH}}$			$t_{\text{KCY4}}$			ns

\*: R and C are load resistance and load capacitance of the SB0 and SB1 output lines.


**AC TIMING TEST POINT (excluding X1 and XT1 inputs)**



**CLOCK TIMING**




**T10 TIMING**




# SERIAL TRANSFER TIMING

## THREE-LINE SERIAL I/O MODE:




## TWO-LINE SERIAL I/O MODE:




SERIAL TRANSFER TIMING


BUS RELEASE SIGNAL TRANSFER:




COMMAND SIGNAL TRANSFER:



INTERRUPT INPUT TIMING:



RESET INPUT TIMING:



## LOW-VOLTAGE DATA RETENTION CHARACTERISTICS OF DATA MEMORY IN STOP MODE

(T<sub>a</sub> = -40 to +85°C)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data Retention Supply Voltage	V <sub>DDDR</sub>		2.0		6.0	V
Data Retention Supply Current*1	I <sub>DDDR</sub>	V <sub>DDDR</sub> = 2.0 V		0.1	10	μA
Release Signal Set Time	t <sub>SREL</sub>		0			μs
Oscillation Stabilization Wait Time*2	t <sub>WAIT</sub>	Released by $\overline{\text{RESET}}$		2 <sup>17</sup> /f <sub>x</sub>		ms
		Released by interrupt request		*3		ms

\*1: Does not include current flowing through internal pull-up resistor


2: The oscillation stabilization wait time is the time during which the CPU is stopped to prevent unstable operation when oscillation is started.

3: Depends on the setting of the basic interval timer mode register (BTM) as follows:


BTM3	BTM2	BTM1	BTM0	WAIT time ( ): f <sub>xx</sub> = 4.19 MHz
–	0	0	0	2 <sup>20</sup> /f <sub>xx</sub> (approx. 250 ms)
–	0	1	1	2 <sup>17</sup> /f <sub>xx</sub> (approx. 31.3 ms)
–	1	0	1	2 <sup>15</sup> /f <sub>xx</sub> (approx. 7.82 ms)
–	1	1	1	2 <sup>13</sup> /f <sub>xx</sub> (approx. 1.95 ms)

DATA RETENTION TIMING (releasing STOP mode by  $\overline{\text{RESET}}$ )


## DATA RETENTION TIMING (standby release signal: releasing STOP mode by interrupt)



# 11. CHARACTERISTIC CURVES




\*: Main system clock halts.










\*1: When compared to crystal oscillation, increased by approximately 10%.

\*2: Main system clock halts.

$I_{DD}$  vs  $V_{DD}$  (Ceramic oscillation) $(T_a = 25^\circ\text{C})$ 


\*: Main system clock halts.





12. PACKAGE DRAWINGS

42PIN PLASTIC SHRINK DIP (600 mil)




NOTES

- 1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.


ITEM	MILLIMETERS	INCHES
A	39.13 MAX.	1.541 MAX.
B	1.78 MAX.	0.070 MAX.
C	1.778 (T.P.)	0.070 (T.P.)
D	0.50±0.10	0.020 <sup>+0.004</sup> <sub>-0.005</sub>
F	0.9 MIN.	0.035 MIN.
G	3.2±0.3	0.126±0.012
H	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
K	15.24 (T.P.)	0.600 (T.P.)
L	13.2	0.520
M	0.25 <sup>+0.10</sup> <sub>-0.05</sub>	0.010 <sup>+0.004</sup> <sub>-0.003</sub>
N	0.17	0.007
R	0~15°	0~15°

P42C-70-600A-1

44 PIN PLASTIC QFP (□10)



detail of lead end




**NOTE**  
Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	13.6±0.4	0.535 <sup>+0.017</sup> <sub>-0.016</sub>
B	10.0±0.2	0.394 <sup>+0.008</sup> <sub>-0.009</sub>
C	10.0±0.2	0.394 <sup>+0.008</sup> <sub>-0.009</sub>
D	13.6±0.4	0.535 <sup>+0.017</sup> <sub>-0.016</sub>
F	1.0	0.039
G	1.0	0.039
H	0.35±0.10	0.014 <sup>+0.004</sup> <sub>-0.005</sub>
I	0.15	0.006
J	0.8 (T.P.)	0.031 (T.P.)
K	1.8±0.2	0.071 <sup>+0.008</sup> <sub>-0.009</sub>
L	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
M	0.15 <sup>+0.10</sup> <sub>-0.05</sub>	0.006 <sup>+0.004</sup> <sub>-0.003</sub>
N	0.10	0.004
P	2.7	0.106
Q	0.1±0.1	0.004±0.004
R	5°±5°	5°±5°
S	3.0 MAX.	0.119 MAX.

P44GB-80-3B4-3

## 44-PIN CERAMIC QFP FOR ES (UNITS IN mm)



- Note 1:** Determine the position of pin 1 from the position of pin 17 which is connected to a metal cap.
- 2:** A metal cap is connected to 17-pin and is Vss (GND) level.
- 3:** Lead wire length is not stipulated because cutting process of lead ends is out of production control.

### 13. RECOMMENDED SOLDERING CONDITIONS



It is recommended that μPD75004, 75006, and 75008 be soldered under the following conditions.

For details on the recommended soldering conditions, refer to Information Document "Semiconductor Devices Mounting Manual" (IEI-616).

The soldering methods and conditions are not listed here, consult NEC.

**Table 13-1 Soldering Conditions**

μPD75004GB - xxx - 3B4: 44-pin plastic QFP (□10 mm)

μPD75006GB - xxx - 3B4: 44-pin plastic QFP (□10 mm)

μPD75008GB - xxx - 3B4: 44-pin plastic QFP (□10 mm)

Soldering Method	Soldering Conditions	Symbol for Recommended Condition
Infrared Reflow	Package peak temperature: 230°C, time: 30 seconds max. (210°C min.), number of times: 1, number of days: 7 days*, (afterwards, 10 hours of prebaking at 125°C is required.)	IR30-107-1
VPS	Package peak temperature: 215°C, time: 40 seconds max. (200°C min.), number of times: 1, number of days: 7 days*, (afterwards, 10 hours of prebaking at 125°C is required.)	VP15-107-1
Wave Soldering	Soldering bath temperature: 260°C max., time: 10 seconds max., number of times: 1, number of days: 7 days*, (afterwards, 10 hours of prebaking at 125°C is required.) pre-heating temperature: 120°C max. (package surface temperature)	WS60-00-1
Pin Partial Heating	Pin temperature: 300°C max., time: 3 seconds max. (per side)	—

\*: This means the number of days after unpacking the dry pack. Storage conditions are 25°C and 65% RH max.

**Caution: Do not use two or more soldering methods in combination (except the pin partial heating method).**

**Table 13-2 Soldering Conditions of Through-Hole Type**

μPD75004CU - xxx : 42-pin plastic shrink DIP (600 mil)

μPD75006CU - xxx : 42-pin plastic shrink DIP (600 mil)

μPD75008CU - xxx : 42-pin plastic shrink DIP (600 mil)

Soldering Method	Soldering Conditions
Wave Soldering (Only for lead part)	Soldering bath temperature: 260°C max., Time: 10 seconds max.
Pin Partial Heating	Pin temperature: 260°C max., Time: 10 seconds max.

**Notice**

**A model that can be soldered under the more stringent conditions (infrared reflow peak temperature: 235°C, number of times: 2, and an extended number of days) is also available.  
For details, consult NEC.**

## APPENDIX A. DEVELOPMENT TOOLS

The following development support tools are readily available to support development of systems using  $\mu$ PD75008:

Hardware	IE-75000-R * <sup>1</sup> IE-75001-R	In-circuit emulator for 75X series
	IE-75000-R-EM * <sup>2</sup>	Emulation board for IE-75000-R and IE-75001-R
	EP-75008CU/GB-R	Emulation probe for $\mu$ PD75004CU/GB, 75006CU/GB, 75008CU/GB
	PG-1500	PROM programmer
	PA-75P008CU	PROM programmer adapter solely used for $\mu$ PD75P008CU/GB. It is connected to PG-1500.
Software	IE Control Program	Host machine <ul style="list-style-type: none"> <li>• PC-9800 series (MS-DOS™ Ver.3.30 to Ver.5.00A*<sup>3</sup>)</li> <li>• IBM PC/AT™ (PC DOS™ Ver.3.1)</li> </ul>
	PG-1500 Controller	
	RA75X Relocatable Assembler	

\*1: Maintenance product

2: Not provided with IE-75001-R.

3: Ver.5.00/5.00A has a task swap function, but this function cannot be used with this function.

**Remarks:** For development tools from other companies, refer to 75X Series Selection Guide (IF-151).

APPENDIX B. RELATED DOCUMENTS



[MEMO]

## GENERAL NOTES ON CMOS DEVICES

### ① STATIC ELECTRICITY (ALL MOS DEVICES)

**Exercise care so that MOS devices are not adversely influenced by static electricity while being handled.**

The insulation of the gates of the MOS device may be destroyed by a strong static charge. Therefore, when transporting or storing the MOS device, use a conductive tray, magazine case, or conductive buffer materials, or the metal case NEC uses for packaging and shipment, and use grounding when assembling the MOS device system. Do not leave the MOS device on a plastic plate and do not touch the pins of the device.

Handle boards on which MOS devices are mounted similarly .

### ② PROCESSING OF UNUSED PINS (CMOS DEVICES ONLY)

**Fix the input level of CMOS devices.**

Unlike bipolar or NMOS devices, if a CMOS device is operated with nothing connected to its input pin, intermediate level input may be generated due to noise, and an inrush current may flow through the device, causing the device to malfunction. Therefore, fix the input level of the device by using a pull-down or pull-up resistor. If there is a possibility that an unused pin serves as an output pin (whose timing is not specified), each pin should be connected to  $V_{DD}$  or GND through a resistor.

Refer to "Processing of Unused Pins" in the documents of each devices.

### ③ STATUS BEFORE INITIALIZATION (ALL MOS DEVICES)

**The initial status of MOS devices is undefined upon power application.**

Since the characteristics of an MOS device are determined by the quantity of injection at the molecular level, the initial status of the device is not controlled during the production process. The output status of pins, I/O setting, and register contents upon power application are not guaranteed. However, the items defined for reset operation and mode setting are subject to guarantee after the respective operations have been executed.

When using a device with a reset function, be sure to reset the device after power application.

## [MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

The devices listed in this document are not suitable for uses in aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices for above applications or they intend to use "Standard" quality grade NEC devices for the applications not intended by NEC, please contact our sales people in advance.

Application examples recommended by NEC Corporation

- Standard: Computer, Office equipment, Communication equipment, Test and Measurement equipment, Machine tools, Industrial robots, Audio and Visual equipment, Other consumer products, etc.
- Special: Automotive and Transportation equipment, Traffic control systems, Antidisaster systems, Anticrime system, etc.

MS-DOS is a trademark of Microsoft Corporation.

PC/AT and PC DOS are trademarks of IBM Corporation.

M4 92.6