

## BAND PASS FILTER FOR AUDIO SPECTRUM ANALYZER DISPLAY

## ■ GENERAL DESCRIPTION


The NJU7507 is a band pass filter for audio spectrum analyzer display.

It consists of high and low band pass filters, CR oscillation circuit, control circuit and DC transfer circuit.

Each band pass filter using the switched capacitor filter technology operates at the shared time by 7 bands which filter constant is switched by the internal clock. Therefore, the audio signal shared of 7 bands is output from a serial output terminal.

The 14 bands version using the double by the cascade connection is prepared.

## ■ PACKAGE OUTLINE



NJU7507XD




NJU7507XM

## ■ FEATURES

- BPF for the audio spectrum analyzer display of the 7 bands
- 14 bands extension is available by the cascade connection  
(Version of A : For 7 bands application by the single)  
(Version of B : For 14 bands application by the double)
- BPF using the switched capacitor filter technology
- CR oscillation circuit on chip  
(External clock input is available)
- Power-on initialization circuit on chip  
(External reset input is available)
- C-MOS Technology
- Package Outline — DIP8 / DMP8

## ■ PIN CONFIGURATION

## ■ BLOCK DIAGRAM



## ■ TERMINAL DESCRIPTION

NO.	記号	機能
1	OSC1	External Resistor connecting terminal.
2	OSC2	External Resistor connecting terminal or External clock input terminal.
3	RST/CLK0	Both as Reset input terminal and the clock of $(2/3)*f_{OSC}$ output terminal.
4	RD	Trigger signal for reading-out the A <sub>OUT</sub> of each band output terminal.
5	V <sub>SS</sub>	GND 0 V
8	V <sub>DD</sub>	Positive power supply +5.0 V
6	A <sub>OUT</sub>	Peak voltage of each band output terminal.
7	A <sub>IN</sub>	Audio signal input terminal.

## ■ VERSION LINEUP AND PEAK FREQUENCY


The NJU7507 prepares two version of A and B which are different of the peak frequency of each bands. The version of A is recommended for the 7 bands application using the single and the version of B is recommended for the 14 bands using the double by the cascade connection, however, the version of A can be used for the 14 bands using the double and the version of B can be used for the 7 bands using the single.

Band	Peak Frequency (Hz)			
	Using the single		Using the double	
	Version of A	Version of B	Version of A	Version of B
f1a	16k	18k	16k	18k
f1b	—	—	10.7k	12k
f2a	6.3k	8.2k	6.3k	8.2k
f2b	—	—	4.2k	5.5k
f3a	2.5k	3.4k	2.5k	3.4k
f3b	—	—	1.7k	2.3k
f4a	1k	1.5k	1k	1.5k
f4b	—	—	670	1k
f5a	400	600	400	600
f5b	—	—	265	400
f6a	160	240	160	240
f6b	—	—	107	160
f7a	63	95	63	95
f7b	—	—	42*	63


Note) The bands of f1a, f2a, ... f7a correspond to the master side and the bands of f1b, f2b, ... f7b correspond to the slave side at the cascade connection of the double.

Note) It may not be output along the expectation at the peak frequency of \* marking, since the sampling time is not enough.

The example of using the single



The example of using the double



# ■ FUNCTIONAL DESCRIPTION

## • Interface to external controller


The example of the interface between the NJU7507 and the external controller is shown below:

### (1) Example of the interface to the external controller (Using the single )


After the  $\overline{\text{RST}}$  signal from the external controller is input and then the internal circuit is initialized, each band data is output as shown below timing chart;

Since the RD signal is output before each band is switched, the external controller is to count the number of the RD signal and is to recognize the status of the band and is to read the output data from the A<sub>OUT</sub> terminal through the external A/D converter.


The output type of the external controller connected to the  $\overline{\text{RST/CLK0}}$  terminal as the  $\overline{\text{RST}}$  input should be the N-channel and open-drain type or the diode should be connected between the  $\overline{\text{RST/CLK0}}$  terminal and the output terminal of the external controller, so that the voltage of the  $\overline{\text{RST/CLK0}}$  terminal is not gotten over the  $V_{\text{SS}}$  level.



Since the RD signal is output before  $256/f_{\text{OSC}}$  of each band switched, the output data should be read out within the limited time as shown right;



If the  $\overline{\text{RST}}$  signal which pulse width is more than  $4/f_{\text{OSC}}$  is input, the internal circuit is initialized and the data of f1 band is output from the A<sub>OUT</sub> terminal after  $52/f_{\text{OSC}}$  of the rise edge of the



## (2) Example of the interface to the external controller (Using the double)



The 14 bands application is available using the cascade connection of the double NJU7507 as shown below.

After the  $\overline{\text{RST}}$  signals from the external controller are input to each of the master and the slave of the NJU7507 and then each internal circuit is initialized, each band data is output as shown below timing chart;

Since the RD signals are output from the master and the slave before each band is switched, the external controller is to count the number of the RD signals and is to recognize the status of the band and is to read the output data from each  $A_{\text{OUT}}$  terminals through the external A/D converter.


The master clock for the slave is provided with the output signal from the  $\overline{\text{RST/CLKO}}$  terminal of the master. The master clock for the slave is stopped when the  $\overline{\text{RST}}$  signal is input from the external controller to the master, so that the  $\overline{\text{RST/CLKO}}$  terminal of the master is used both as the  $\overline{\text{RST}}$  input of the master and the master clock for the slave.

The output type of the external controller connected to each  $\overline{\text{RST/CLKO}}$  terminal as the  $\overline{\text{RST}}$  input should be the N-channel and open-drain type or the diode's should be connected between each  $\overline{\text{RST/CLKO}}$  terminal and the output terminals of the external controller, so that the voltage of each  $\overline{\text{RST/CLKO}}$  terminal is not gotten over the  $V_{\text{SS}}$  level.




Since each RD signal of the master and the slave is output before  $256/f_{osc}$  ( $256/f_{osc} \times 3/2$ ) of each band switched, the output data should be read out within the limited time as shown right;

\* The "( )" is corresponded to the slave.



If the  $\overline{RST}$  signal which pulse width is more than  $4/f_{osc}$  is input to the master, the internal circuit is initialized and the data of f1 band is output from the AOUT terminal of the master after  $52/f_{osc}$  of the rise edge of the  $\overline{RST}$  signal.

The  $\overline{RST}$  signal for the slave should be set to "L" level while the RST signal for the master is "L" level and should keep "L" level more than  $6/f_{osc}$ . So the slave operates as same as the master after  $78/f_{osc}$  of the rise edge of the  $\overline{RST}$  signal for the slave.



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	R A T I N G S	UNIT	NOTE
Supply Voltage	V <sub>DD</sub>	-0.3~+7	V	
Input Voltage	V <sub>IN</sub>	-0.3~V <sub>DD</sub> +0.3	V	5
	V <sub>IO</sub>	-0.3~0		3, 6
Output Voltage	V <sub>OUT</sub>	-0.3~V <sub>DD</sub> +0.3	V	
Power Dissipation	P <sub>D</sub>	500 (DIP) 300 (DMP)	mW	
Operating Temperature	T <sub>OPR</sub>	-30~85	°C	
Storage Temperature	T <sub>STG</sub>	-55~125	°C	

Note 1) If the IC are used on condition above the absolute maximum ratings, the IC may be destroyed. Using the IC within electric characteristics conditions will cause malfunction and poor reliability.

Note 2) All voltage values are specified as V<sub>SS</sub> = 0V.

Note 3) When the voltage of the RST/CLKO terminal is gotten over the V<sub>SS</sub> level, the diode should be connected between the RST/CLKO terminal and the external.

Note 4) Decoupling capacitor should be connected between the V<sub>DD</sub> terminal and the V<sub>SS</sub> due to the stabilization of the operation.

Note 5) Applied to the A<sub>IN</sub> or the OSC2 terminals.

Note 6) Applied to the RST/CLKO terminal.

■ ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS

(V<sub>DD</sub>=5V, V<sub>SS</sub>= 0V, Ta=25°C)

PARAMETER	SYMBOL	CONDITITONS	MIN	TYP	MAX	UNIT	NOTE
Operating Voltage	V <sub>DD</sub>		4.5	5.0	6.0	V	
Operating Current	I <sub>DD</sub>	D <sub>DD</sub> TERMINAL	—	6.0	12	mA	
Input Leak Current 1	I <sub>IL1</sub>	A <sub>IN</sub> TERMINAL	V <sub>IL1</sub> =0V V <sub>IH1</sub> =5V	0.033	0.05	0.1	mA
	I <sub>IH1</sub>			-0.033	-0.05	-0.1	
Input Leak Current 2	I <sub>IL2</sub>	RST/CLKO TERMINAL	V <sub>IH2</sub> =0V	0.05	0.1	0.2	mA
External Clock Input Voltage	V <sub>ILC</sub>	OSC2 TERMINAL		0	—	1.5	V
	V <sub>IHC</sub>			3.5	—	5.0	
Output Voltage 1	V <sub>OL1</sub>	RD TERMINAL	I <sub>OL1</sub> =100μA	0	—	0.5	V
	V <sub>OH1</sub>		I <sub>OH1</sub> =-100μA	4.5	—	5.0	
Output Voltage 2	V <sub>OL2</sub>	RST/CLKO TERMINAL	I <sub>OL1</sub> =100μA	0	—	0.5	V
	V <sub>OH2</sub>		I <sub>OH1</sub> =-5μA	4.25	4.5	4.75	
Output Offset Voltage	V <sub>OS</sub>	A <sub>OUT</sub> TERMINAL	A <sub>IN</sub> :OPEN	—	—	500	mV
BPF Output Voltage	V <sub>OUT</sub>	A <sub>OUT</sub> TERMINAL	Sine Wave Input f <sub>IN</sub> =f1~f7 V <sub>IN</sub> =200mV <sub>p-p</sub>	—	26.0	—	dB 7, 8, 9
				3.5	—	—	V 7, 8

Note 7) This specification is tested on condition of f<sub>CLK</sub>=400KHz (The external clock is input to the OSC2 terminal through the capacitor for AC coupling.

Note 8) Each input frequency of f1 to f7 is reffered to the table of the "VERSION LINEUP AND PEAK FREQUENCY".


Note 9) This specification is calculated from "V<sub>OUT</sub> / V<sub>IN</sub>".

■ AC CHARACTERISTICS

( $V_{DD}=4.5\sim 6.0V$ ,  $V_{SS}=0V$ ,  $T_a=25^\circ C$ )


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	NOTE
Oscillation Clock Freq.	$f_{OSC}$	RST/CLK0 Terminal $V_{DD}=5V$	360	400	440	KHz	10
External Clock Frequency	$f_{CLK}$	RST/CLK0 Terminal $V_{ILC}=0V$ $V_{IHC}=V_{DD}$		400	800	KHz	11
RD Pulse Width	$t_{PWRD}$	RD Terminal	Master	$8/f_{OSC}$ $8/f_{CLK}$		$\mu s$	12
			Slave	$12/f_{OSC}$ $12/f_{CLK}$			
$\overline{RST}$ Pulse Width	$t_{PWRS}$	$\overline{RST}/CLK0$ Terminal	Master	$4/f_{OSC}$ $4/f_{CLK}$		$\mu s$	13
			Slave	$6/f_{OSC}$ $6/f_{CLK}$			
$\overline{RST}$ Rise/Fall Time	$t_r, t_f$	$\overline{RST}/CLK0$ Terminal			100	nA	13

Note 10) The example for the CR Oscillation



\* The oscillation clock frequency is calculated from the output frequency of the  $\overline{RST}/CLK0$  terminal by 3/2.


Note 11) The example for the external clock input




The input signal for the OSC2 terminal should be the condition of the pulse of DUTY50%±10%.

\* The oscillation clock frequency is calculated from the output frequency of the  $\overline{RST}/CLK0$  terminal by 3/2.


Note 12) The output wave form of the RD terminal.



Note 13) The input wave form of the  $\overline{RST}$  terminal.




## APPLICATION CIRCUIT (1)



- \*1) The capacitor for AC coupling connected to the  $A_{IN}$  terminal should be needed.
- \*2) Connecting the attenuator, the dynamic range of the display can be changed.
- \*3) When the voltage of the output terminal of the  $\mu\text{COM}$  gets over the  $V_{SS}$  level, the diode should be connected between the RST/CLK0 terminal and the output of the  $\mu\text{COM}$ .



## APPLICATION CIRCUIT (2)



- \*1) The capacitor for AC coupling connected to the  $A_{IN}$  terminal should be needed.
- \*2) Connecting the attenuator, the dynamic range of the display can be changed.
- \*3) When the voltage of the output terminal of the  $\mu\text{COM}$  gets over the  $V_{SS}$  level, the diode should be connected between the RST/CLK0 terminal and the output of the  $\mu\text{COM}$ .

## MEMO

**[CAUTION]**

The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.