

54LCX16374

Low Voltage 16-Bit D Flip-Flop with 5V Tolerant Inputs and Outputs

General Description

The LCX16374 contains sixteen non-inverting D flip-flops with TRI-STATE® outputs and is intended for bus oriented applications. The device is byte controlled. A buffered clock (CP) and Output Enable (\overline{OE}) are common to each byte and can be shorted together for full 16-bit operation.

The LCX16374 is designed for low voltage (3.3V) V_{CC} applications with capability of interfacing to a 5V signal environment.

The LCX16374 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.


Features

- 5V tolerant inputs and outputs
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal
- 2.0V–3.6V V_{CC} supply operation
- ± 24 mA output drive
- Implements patented noise/EMI reduction circuitry
- Functionally compatible with the 54 series 16374
- ESD performance:
 - Human body model > 2000V
 - Machine model > 200V
- Standard Microcircuit Drawing (SMD) 5962-99535

Ordering Code


Order Number	Package Number	Package Description
54LCX16374W-QML	WA48A	48-Lead Ceramic Flatpack

Logic Symbol



Connection Diagram

Pin Assignment for Cerpack



Pin Descriptions

Pin Names	Description
\overline{OE}_n	Output Enable Input (Active Low)
CP_n	Clock Pulse Input
I_0-I_{15}	Inputs
O_0-O_{15}	Outputs

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Functional Description



The LCX16374 consists of sixteen edge-triggered flip-flops with individual D-type inputs and TRI-STATE true outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. Each byte has a buffered clock and buffered Output Enable common to all flip-flops within that byte. The description which follows applies to each byte. Each flip-flop will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP_n) transition. With the Output Enable (\overline{OE}_n) LOW, the contents of the flip-flops are available at the outputs. When \overline{OE}_n is HIGH, the outputs go to the high impedance state. Operation of the OE_n input does not affect the state of the flip-flops.

Inputs			Outputs
CP_1	\overline{OE}_1	I_0-I_7	O_0-O_7
	L	H	H
	L	L	L
L	L	X	O_0
X	H	X	Z

Inputs			Outputs
CP_2	\overline{OE}_2	I_8-I_{15}	O_8-O_{15}
	L	H	H
	L	L	L
L	L	X	O_0
X	H	X	Z

H = High Voltage Level
 L = Low Voltage Level
 X = Immaterial
 Z = High Impedance
 O_0 = Previous O_0 before HIGH to LOW of CP

Logic Diagrams



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V_{CC})	-0.5V to +7.0V
DC Input Voltage (V_I)	-0.5V to +7.0V
DC Input Diode Current (I_{IK})	
$V_I < \text{GND}$	-50 mA
DC Output Diode Current (I_{OK})	
$V_O < \text{GND}$	-50mA
$V_O \geq V_{CC}$	+50mA
DC Output Voltage (V_O) (Note 2)	
Output in High or Low State	-0.5V to $V_{CC} + 0.5\text{V}$
Output in TRI-STATE	-0.5V to 7.0V
DC Output Source or Sink Current (I_O)	$\pm 50\text{mA}$
DC V_{CC} or Ground Current	$\pm 100\text{mA}$
Storage Temperature Range (T_{STG})	-65°C to +150°C
Power Dissipation	750mW
Junction Temperature (T_J)	175°C

DC Electrical Characteristics

Symbol	Parameter	Conditions	V_{CC} (V)	$T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$		Units
				Min	Max	
V_{IH}	HIGH Level Input Voltage		2.7-3.6	2.0		V
V_{IL}	LOW Level Input Voltage		2.7-3.6		0.8	V
V_{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu\text{A}$	2.7-3.6	$V_{CC} - 0.2$		V
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		$I_{OH} = -12 \text{ mA}$	3.0	2.4		V
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		V
V_{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu\text{A}$	2.7-3.6		0.2	V
		$I_{OL} = 12 \text{ mA}$	2.7		0.4	V
		$I_{OL} = 24 \text{ mA}$	3.0		0.55	V
I_I	Input Leakage Current	$0 \leq V_I \leq 5.5\text{V}$	2.7-3.6		± 5.0	μA
I_{OZ}	3-STATE Output Leakage	$0 \leq V_O \leq 5.5\text{V}$ $V_I = V_{IH}$ or V_{IL}	2.7-3.6		± 5.0	μA
I_{OFF}	Power-Off Leakage Current	V_I or $V_O = 5.5\text{V}$	0		10	μA
I_{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.7-3.6		20	μA
		$3.6\text{V} \leq V_I, V_O \leq 5.5\text{V}$	2.7-3.6		± 20	μA
ΔI_{CC}	Increase in I_{CC} per Input	$V_{IH} = V_{CC} - 0.6\text{V}$	2.7-3.6		500	μA

Recommended Operating Conditions (Note 3)

Supply Voltage (V_{CC})	
Operating	2.0V to 3.6V
Data Retention	1.5V to 3.6V
Input Voltage (V_I)	0V to 5.5V
Output Voltage (V_O)	
High or Low State	0V to V_{CC}
TRI-STATE	0V to 5.5V
Operating Temperature (T_A)	-55°C to +125°C

Minimum Input Edge Rate ($\Delta t/\Delta V$)

V_{IN} from 0.8V to 2.0V, $V_{CC} = 3.0\text{V}$ 0ns/V to 10ns/V

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: I_O Absolute Maximum Rating must be observed.

Note 3: Unused inputs must be held HIGH or LOW. They may not float.


AC Electrical Characteristics						
Symbol	Parameter	$T_A = -55^{\circ}\text{C to } +125^{\circ}\text{C}, C_L = 50\text{pF}, R_L = 500\Omega$				Units
		$V_{CC} = 3.3\text{V} \pm 0.3\text{V}$		$V_{CC} = 2.7\text{V}$		
		Min	Max	Min	Max	
f_{MAX}	Maximum Clock Frequency	200		200		MHz
t_{PHL}	Propagation Delay	0.5	6.5	1.0	7.0	ns
t_{PLH}	CP to O_n	0.5	6.5	1.0	7.0	
t_{PZL}	Output Enable Time	0.5	6.5	1.0	7.0	ns
t_{PZH}		0.5	6.5	1.0	7.0	
t_{PLZ}	Output Disable Time	1.0	6.5	1.0	7.0	ns
t_{PHZ}		1.0	6.5	1.0	7.0	
t_S	Setup Time	3.5		3.5		ns
t_H	Hold Time	2.0		2.0		ns
t_W	Pulse Width	4.0		4.0		ns
t_{OSHL}	Output to Output Skew (Note 4)		1.0		1.0	ns
t_{OSLH}			1.0		1.0	

Note 4: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t_{OSHL}) or LOW to HIGH (t_{OSLH}). Parameter guaranteed by design.

Dynamic Switching Characteristics					
Symbol	Parameter	Conditions	V_{CC} (V)	$T_A = 25^{\circ}\text{C}$	Units
				Max	
V_{OLP}	Quiet Output Dynamic Peak V_{OL}	$C_L = 50\text{ pF}, V_{\text{IH}} = 3.3\text{V}, V_{\text{IL}} = 0\text{V}$	3.3	1.2	V
V_{OLV}	Quiet Output Dynamic Valley V_{OL}	$C_L = 50\text{ pF}, V_{\text{IH}} = 3.3\text{V}, V_{\text{IL}} = 0\text{V}$	3.3	-1.1	V

Capacitance				
Symbol	Parameter	Conditions	Max	Units
C_{IN}	Input Capacitance	$V_{CC} = \text{Open}, V_I = 0\text{V or } V_{CC}$	10	pF
C_{OUT}	Output Capacitance	$V_{CC} = 3.3\text{V}, V_I = 0\text{V or } V_{CC}$	12	pF
C_{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3\text{V}, V_I = 0\text{V or } V_{CC}, f = 10\text{ MHz}$	40	pF

Physical Dimensions inches (millimeters) unless otherwise noted



**48-Lead Ceramic Flatpack
Package Number WA48A**

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
Americas
Tel: 1-800-272-9959
Fax: 1-800-737-7018
Email: support@nsc.com

www.national.com

National Semiconductor Europe
Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group
Tel: 65-2544466
Fax: 65-2504466
Email: sea.support@nsc.com

National Semiconductor Japan Ltd.
Tel: 81-3-5639-7560
Fax: 81-3-5639-7507