

LM2524D/LM3524D Regulating Pulse Width Modulator

General Description

The LM3524D family is an improved version of the industry standard LM3524. It has improved specifications and additional features yet is pin for pin compatible with existing 3524 families. New features reduce the need for additional external circuitry often required in the original version.

The LM3524D has a $\pm 1\%$ precision 5V reference. The current carrying capability of the output drive transistors has been raised to 200 mA while reducing V_{CEsat} and increasing V_{CE} breakdown to 60V. The common mode voltage range of the error-amp has been raised to 5.5V to eliminate the need for a resistive divider from the 5V reference.

In the LM3524D the circuit bias line has been isolated from the shut-down pin. This prevents the oscillator pulse amplitude and frequency from being disturbed by shut-down. Also at high frequencies (≈ 300 kHz) the max. duty cycle per output has been improved to 44% compared to 35% max. duty cycle in other 3524s.


In addition, the LM3524D can now be synchronized externally, through pin 3. Also a latch has been added to insure

one pulse per period even in noisy environments. The LM3524D includes double pulse suppression logic that insures when a shut-down condition is removed the state of the T-flip-flop will change only after the first clock pulse has arrived. This feature prevents the same output from being pulsed twice in a row, thus reducing the possibility of core saturation in push-pull designs.

Features

- Fully interchangeable with standard LM3524 family
- $\pm 1\%$ precision 5V reference with thermal shut-down
- Output current to 200 mA DC
- 60V output capability
- Wide common mode input range for error-amp
- One pulse per period (noise suppression)
- Improved max. duty cycle at high frequencies
- Double pulse suppression
- Synchronize through pin 3

Block Diagram



DS008650-1

Absolute Maximum Ratings (Note 5)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage	40V
Collector Supply Voltage (LM2524D)	55V
(LM3524D)	40V
Output Current DC (each)	200 mA
Oscillator Charging Current (Pin 7)	5 mA

Internal Power Dissipation	1W
Operating Junction Temperature Range (Note 2)	
LM2524D	-40°C to +125°C
LM3524D	0°C to +125°C
Maximum Junction Temperature	150°
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering 4 sec.) M, N Pkg.	260°C

Electrical Characteristics

(Note 1)

Symbol	Parameter	Conditions	LM2524D			LM3524D			Units
			Typ	Tested Limit (Note 3)	Design Limit (Note 4)	Typ	Tested Limit (Note 3)	Design Limit (Note 4)	
REFERENCE SECTION									
V _{REF}	Output Voltage		5	4.85	4.80	5	4.75		V _{Min}
				5.15	5.20		5.25		V _{Max}
V _{RLine}	Line Regulation	V _{IN} = 8V to 40V	10	15	30	10	25	50	mV _{Max}
V _{RLoad}	Load Regulation	I _L = 0 mA to 20 mA	10	15	25	10	25	50	mV _{Max}
$\frac{\Delta V_{IN}}{\Delta V_{REF}}$	Ripple Rejection	f = 120 Hz	66			66			dB
I _{OS}	Short Circuit Current	V _{REF} = 0	50	25		50	25		mA Min
				180			200		mA Max
N _O	Output Noise	10 Hz ≤ f ≤ 10 kHz	40		100	40		100	μV _{rms} Max
	Long Term Stability	T _A = 125°C	20			20			mV/kHr
OSCILLATOR SECTION									
f _{OSC}	Max. Freq.	R _T = 1k, C _T = 0.001 μF (Note 7)	550		500	350			kHz _{Min}
f _{OSC}	Initial Accuracy	R _T = 5.6k, C _T = 0.01 μF (Note 7)	20	17.5		20	17.5		kHz _{Min}
				22.5			22.5		kHz _{Max}
		R _T = 2.7k, C _T = 0.01 μF (Note 7)	38	34		38	30		kHz _{Min}
				42			46		kHz _{Max}
Δf _{OSC}	Freq. Change with V _{IN}	V _{IN} = 8 to 40V	0.5	1		0.5	1.0		% _{Max}
Δf _{OSC}	Freq. Change with Temp.	T _A = -55°C to +125°C at 20 kHz R _T = 5.6k, C _T = 0.01 μF	5			5			%
V _{OSC}	Output Amplitude (Pin 3) (Note 8)	R _T = 5.6k, C _T = 0.01 μF	3	2.4		3	2.4		V _{Min}
t _{PW}	Output Pulse Width (Pin 3)	R _T = 5.6k, C _T = 0.01 μF	0.5	1.5		0.5	1.5		μS _{Max}
	Sawtooth Peak Voltage	R _T = 5.6k, C _T = 0.01 μF	3.4	3.6	3.8		3.8		V _{Max}
	Sawtooth Valley Voltage	R _T = 5.6k, C _T = 0.01 μF	1.1	0.8	0.6		0.6		V _{Min}
ERROR-AMP SECTION									
V _{IO}	Input Offset Voltage	V _{CM} = 2.5V	2	8	10	2	10		mV _{Max}
I _{IB}	Input Bias	V _{CM} = 2.5V	1	8	10	1	10		μA _{Max}

Electrical Characteristics (Continued)

(Note 1)

Symbol	Parameter	Conditions	LM2524D			LM3524D			Units
			Typ	Tested Limit (Note 3)	Design Limit (Note 4)	Typ	Tested Limit (Note 3)	Design Limit (Note 4)	
ERROR-AMP SECTION									
	Current								
I _{IO}	Input Offset Current	V _{CM} = 2.5V	0.5	1.0	1	0.5	1		μA _{Max}
I _{COSI}	Compensation Current (Sink)	V _{IN(I)} – V _{IN(NI)} = 150 mV	95	65 125		95	65 125		μA _{Min} μA _{Max}
I _{COSO}	Compensation Current (Source)	V _{IN(NI)} – V _{IN(I)} = 150 mV	–95	–125 –65		–95	–125 –65		μA _{Min} μA _{Max}
A _{VOL}	Open Loop Gain	R _L = ∞, V _{CM} = 2.5 V	80	74	60	80	70	60	dB _{Min}
V _{CMR}	Common Mode Input Voltage Range			1.5 5.5	1.4 5.4		1.5 5.5		V _{Min} V _{Max}
CMRR	Common Mode Rejection Ratio		90	80		90	80		dB _{Min}
G _{BW}	Unity Gain Bandwidth	A _{VOL} = 0 dB, V _{CM} = 2.5V	3			2			MHz
V _O	Output Voltage Swing	R _L = ∞		0.5 5.5			0.5 5.5		V _{Min} V _{Max}
PSRR	Power Supply Rejection Ratio	V _{IN} = 8 to 40V	80		70	80	65		dB _{Min}
COMPARATOR SECTION									
$\frac{t_{ON}}{t_{OSC}}$	Minimum Duty Cycle	Pin 9 = 0.8V, [R _T = 5.6k, C _T = 0.01 μF]	0	0		0	0		% _{Max}
$\frac{t_{ON}}{t_{OSC}}$	Maximum Duty Cycle	Pin 9 = 3.9V, [R _T = 5.6k, C _T = 0.01 μF]	49	45		49	45		% _{Min}
$\frac{t_{ON}}{t_{OSC}}$	Maximum Duty Cycle	Pin 9 = 3.9V, [R _T = 1k, C _T = 0.001 μF]	44	35		44	35		% _{Min}
V _{COMPZ}	Input Threshold (Pin 9)	Zero Duty Cycle	1			1			V
V _{COMPM}	Input Threshold (Pin 9)	Maximum Duty Cycle	3.5			3.5			V
I _{IB}	Input Bias Current		–1			–1			μA
CURRENT LIMIT SECTION									
V _{SEN}	Sense Voltage	V _(Pin 2) – V _(Pin 1) ≥ 150 mV	200	180 220		200	180 220		mV _{Min} mV _{Max}
TC-V _{sense}	Sense Voltage T.C.		0.2			0.2			mV/°C
	Common Mode Voltage Range	V ₅ – V ₄ = 300 mV	–0.7 1			–0.7 1			V _{Min} V _{Max}
SHUT DOWN SECTION									
V _{SD}	High Input Voltage	V _(Pin 2) – V _(Pin 1) ≥ 150 mV	1	0.5 1.5		1	0.5 1.5		V _{Min} V _{Max}
I _{SD}	High Input Current	I _(pin 10)	1			1			mA
OUTPUT SECTION (EACH OUTPUT)									
V _{CES}	Collector Emitter Voltage Breakdown	I _C ≤ 100 μA		55			40		V _{Min}

Electrical Characteristics (Continued)

(Note 1)

Symbol	Parameter	Conditions	LM2524D			LM3524D			Units
			Typ	Tested Limit (Note 3)	Design Limit (Note 4)	Typ	Tested Limit (Note 3)	Design Limit (Note 4)	
OUTPUT SECTION (EACH OUTPUT)									
I _{CES}	Collector Leakage Current	V _{CE} = 60V							
		V _{CE} = 55V	0.1	50					μA _{Max}
		V _{CE} = 40V				0.1	50		
V _{CESAT}	Saturation	I _E = 20 mA	0.2	0.5		0.2	0.7		V _{Max}
	Voltage	I _E = 200 mA	1.5	2.2		1.5	2.5		
V _{EO}	Emitter Output Voltage	I _E = 50 mA	18	17		18	17		V _{Min}
t _R	Rise Time	V _{IN} = 20V, I _E = -250 μA R _C = 2k	200			200			ns
t _F	Fall Time	R _C = 2k	100			100			ns
SUPPLY CHARACTERISTICS SECTION									
V _{IN}	Input Voltage Range	After Turn-on		8 40			8 40		V _{Min} V _{Max}
T	Thermal Shutdown Temp.	(Note 2)	160			160			°C
I _{IN}	Stand By Current	V _{IN} = 40V (Note 6)	5	10		5	10		mA

Note 1: Unless otherwise stated, these specifications apply for $T_A = T_J = 25^{\circ}C$. Boldface numbers apply over the rated temperature range: LM2524D is -40° to $85^{\circ}C$ and LM3524D is $0^{\circ}C$ to $70^{\circ}C$. $V_{IN} = 20V$ and $f_{OSC} = 20\text{ kHz}$.

Note 2: For operation at elevated temperatures, devices in the N package must be derated based on a thermal resistance of $86^{\circ}C/W$, junction to ambient. Devices in the M package must be derated at $125^{\circ}C/W$, junction to ambient.

Note 3: Tested limits are guaranteed and 100% tested in production.

Note 4: Design limits are guaranteed (but not 100% production tested) over the indicated temperature and supply voltage range. These limits are not used to calculate outgoing quality level.

Note 5: Absolute maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions.


Note 6: Pins 1, 4, 7, 8, 11, and 14 are grounded; Pin 2 = 2V. All other inputs and outputs open.

Note 7: The value of a C_t capacitor can vary with frequency. Careful selection of this capacitor must be made for high frequency operation. Polystyrene was used in this test. NPO ceramic or polypropylene can also be used.


Note 8: OSC amplitude is measured open circuit. Available current is limited to 1 mA so care must be exercised to limit capacitive loading of fast pulses.

Typical Performance Characteristics


Switching Transistor Peak Output Current vs Temperature



Maximum Average Power Dissipation (N, M Packages)




Maximum & Minimum Duty Cycle Threshold Voltage




Typical Performance Characteristics (Continued)


Output Transistor Saturation Voltage




Output Transistor Emitter Voltage




Reference Transistor Peak Output Current




Standby Current vs Voltage




Standby Current vs Temperature



Current Limit Sense Voltage



Test Circuit




DS008650-4

Functional Description

INTERNAL VOLTAGE REGULATOR

The LM3524D has an on-chip 5V, 50 mA, short circuit protected voltage regulator. This voltage regulator provides a supply for all internal circuitry of the device and can be used as an external reference.

For input voltages of less than 8V the 5V output should be shorted to pin 15, V_{IN} , which disables the 5V regulator. With these pins shorted the input voltage must be limited to a maximum of 6V. If input voltages of 6V–8V are to be used, a pre-regulator, as shown in Figure 1, must be added.



*Minimum C_O of 10 μF required for stability.

FIGURE 1.

OSCILLATOR

The LM3524D provides a stable on-board oscillator. Its frequency is set by an external resistor, R_T and capacitor, C_T . A graph of R_T , C_T vs oscillator frequency is shown in Figure 2. The oscillator's output provides the signals for triggering an internal flip-flop, which directs the PWM information to the outputs, and a blanking pulse to turn off both outputs during transitions to ensure that cross conduction does not occur. The width of the blanking pulse, or dead time, is controlled by the value of C_T , as shown in Figure 3. The recommended values of R_T are 1.8 k Ω to 100 k Ω , and for C_T , 0.001 μF to 0.1 μF .

If two or more LM3524D's must be synchronized together, the easiest method is to interconnect all pin 3 terminals, tie all pin 7's (together) to a single C_T , and leave all pin 6's open except one which is connected to a single R_T . This method works well unless the LM3524D's are more than 6" apart.

A second synchronization method is appropriate for any circuit layout. One LM3524D, designated as master, must have its $R_T C_T$ set for the correct period. The other slave LM3524D(s) should each have an $R_T C_T$ set for a 10% longer period. All pin 3's must then be interconnected to allow the master to properly reset the slave units.

The oscillator may be synchronized to an external clock source by setting the internal free-running oscillator frequency 10% slower than the external clock and driving pin 3 with a pulse train (approx. 3V) from the clock. Pulse width should be greater than 50 ns to insure full synchronization.




FIGURE 2.




FIGURE 3.

ERROR AMPLIFIER

The error amplifier is a differential input, transconductance amplifier. Its gain, nominally 86 dB, is set by either feedback or output loading. This output loading can be done with either purely resistive or a combination of resistive and reactive components. A graph of the amplifier's gain vs output load resistance is shown in Figure 4.




FIGURE 4.

The output of the amplifier, or input to the pulse width modulator, can be overridden easily as its output impedance is very high ($Z_O \cong 5 M\Omega$). For this reason a DC voltage can be

Functional Description (Continued)

applied to pin 9 which will override the error amplifier and force a particular duty cycle to the outputs. An example of this could be a non-regulating motor speed control where a variable voltage was applied to pin 9 to control motor speed. A graph of the output duty cycle vs the voltage on pin 9 is shown in *Figure 5*.

The duty cycle is calculated as the percentage ratio of each output's ON-time to the oscillator period. Paralleling the outputs doubles the observed duty cycle.




FIGURE 5.

The amplifier's inputs have a common-mode input range of 1.5V–5.5V. The on board regulator is useful for biasing the inputs to within this range.

CURRENT LIMITING

The function of the current limit amplifier is to override the error amplifier's output and take control of the pulse width. The output duty cycle drops to about 25% when a current limit sense voltage of 200 mV is applied between the +CL and -CL sense terminals. Increasing the sense voltage approximately 5% results in a 0% output duty cycle. Care should be taken to ensure the -0.7V to +1.0V input common-mode range is not exceeded.

In most applications, the current limit sense voltage is produced by a current through a sense resistor. The accuracy of this measurement is limited by the accuracy of the sense resistor, and by a small offset current, typically 100 μ A, flowing from +CL to -CL.

OUTPUT STAGES

The outputs of the LM3524D are NPN transistors, capable of a maximum current of 200 mA. These transistors are driven 180° out of phase and have non-committed open collectors and emitters as shown in *Figure 6*.





FIGURE 6.

Typical Applications



Design Equations

$$R_F = 5k \left(\frac{V_O}{2.5} - 1 \right)$$

$$f_{OSC} \approx \frac{1}{R_T C_T}$$

$$L1 = \frac{2.5V_{IN}^2 (V_O - V_{IN})}{f_{OSC} I_O V_O^2}$$

$$C_O = \frac{I_O (V_O - V_{IN})}{f_{OSC} \Delta V_O V_O}$$

$$I_{O(MAX)} = I_{IN} \frac{V_{IN}}{V_O}$$

FIGURE 7. Positive Regulator, Step-Up Basic Configuration ($I_{IN(MAX)} = 80 \text{ mA}$)





FIGURE 8. Positive Regulator, Step-Up Boosted Current Configuration

Typical Applications (Continued)



DS008650-13

Design Equations

$$R_F = 5 \text{ k}\Omega \left(\frac{V_O}{2.5} - 1 \right)$$

$$R_{CL} = \frac{\text{Current Limit Sense Volt}}{I_{O(\text{MAX})}}$$


$$f_{\text{OSC}} \approx \frac{1}{R_T C_T}$$

$$L_1 = \frac{2.5 V_O (V_{IN} - V_O)}{I_O V_{IN} f_{\text{OSC}}}$$

$$C_O = \frac{(V_{IN} - V_O) V_O T^2}{8 \Delta V_O V_{IN} L_1}$$

$$I_{O(\text{MAX})} = I_{IN} \frac{V_{IN}}{V_O}$$


FIGURE 9. Positive Regulator, Step-Down Basic Configuration ($I_{IN(\text{MAX})} = 80 \text{ mA}$)



DS008650-14

FIGURE 10. Positive Regulator, Step-Down Boosted Current Configuration

Typical Applications (Continued)



Design Equations

$$R_F = 5k \left(1 - \frac{V_O}{2.5} \right)$$

$$f_{OSC} \approx \frac{1}{R_T C_T}$$

$$L1 = \frac{2.5 V_{IN} V_O}{f_{OSC} (V_O + V_{IN}) I_O}$$

$$C_O = \frac{I_O V_O}{\Delta V_O f_{OSC} (V_O + V_{IN})}$$

FIGURE 11. Boosted Current Polarity Inverter

BASIC SWITCHING REGULATOR THEORY AND APPLICATIONS

The basic circuit of a step-down switching regulator circuit is shown in Figure 12, along with a practical circuit design using the LM3524D in Figure 15.





FIGURE 12. Basic Step-Down Switching Regulator

The circuit works as follows: Q1 is used as a switch, which has ON and OFF times controlled by the pulse width modulator. When Q1 is ON, power is drawn from V_{IN} and supplied to the load through L1; V_A is at approximately V_{IN} , D1 is reverse biased, and C_O is charging. When Q1 turns OFF the inductor L1 will force V_A negative to keep the current flowing in it, D1 will start conducting and the load current will flow through D1 and L1. The voltage at V_A is smoothed by the L1, C_O filter giving a clean DC output. The current flowing through L1 is equal to the nominal DC load current plus some ΔI_L which is due to the changing voltage across it. A good rule of thumb is to set $\Delta I_{L-P} \approx 40\% \times I_O$.

Typical Applications (Continued)



DS008650-17

FIGURE 13. Relation of Switch Timing to Inductor Current in Step-Down Regulator

From the relation $V_L = L \frac{di}{dt}$, $\Delta I_L \approx \frac{V_L T}{L1}$

$$\Delta I_L^+ = \frac{(V_{IN} - V_o) t_{ON}}{L1}; \Delta I_L^- = \frac{V_o t_{OFF}}{L1}$$

Neglecting V_{SAT} , V_D , and setting $\Delta I_L^+ = \Delta I_L^-$;

$$V_o \approx V_{IN} \left(\frac{t_{ON}}{t_{OFF} + t_{ON}} \right) = V_{IN} \left(\frac{t_{ON}}{T} \right);$$

where T = Total Period

The above shows the relation between V_{IN} , V_o and duty cycle.

$$I_{IN(DC)} = I_{OUT(DC)} \left(\frac{t_{ON}}{t_{ON} + t_{OFF}} \right),$$

as Q1 only conducts during t_{ON} .

$$P_{IN} = I_{IN(DC)} V_{IN} = (I_o(DC)) \left(\frac{t_{ON}}{t_{ON} + t_{OFF}} \right) V_{IN}$$

$$P_o = I_o V_o$$

The efficiency, η , of the circuit is:

$$\eta_{MAX} = \frac{P_o}{P_{IN}} = \frac{I_o V_o}{I_o \left(\frac{t_{ON}}{T} \right) V_{IN} + \frac{(V_{SAT} t_{ON} + V_{D1} t_{OFF})}{T} I_o}$$

$$= \frac{V_o}{V_o + 1} \text{ for } V_{SAT} = V_{D1} = 1V.$$

η_{MAX} will be further decreased due to switching losses in Q1. For this reason Q1 should be selected to have the maximum possible f_T , which implies very fast rise and fall times.

CALCULATING INDUCTOR L1

$$t_{ON} \approx \frac{(\Delta I_L^+) \times L1}{(V_{IN} - V_o)}, t_{OFF} = \frac{(\Delta I_L^-) \times L1}{V_o}$$

$$t_{ON} + t_{OFF} = T = \frac{(\Delta I_L^+) \times L1}{(V_{IN} - V_o)} + \frac{(\Delta I_L^-) \times L1}{V_o}$$

$$= \frac{0.4 I_o L1}{(V_{IN} - V_o)} + \frac{0.4 I_o L1}{V_o}$$

Since $\Delta I_L^+ = \Delta I_L^- = 0.4 I_o$

Solving the above for L1

$$L1 = \frac{2.5 V_o (V_{IN} - V_o)}{I_o V_{IN} f}$$

where: L1 is in Henrys

f is switching frequency in Hz

Also, see LM1578 data sheet for graphical methods of inductor selection.

CALCULATING OUTPUT FILTER CAPACITOR C_o:

Figure 13 shows L1's current with respect to Q1's t_{ON} and t_{OFF} times (V_A is at the collector of Q1). This current must flow to the load and C_o . C_o 's current will then be the difference between I_L and I_o .

$$I_{C_o} = I_L - I_o$$

From Figure 13 it can be seen that current will be flowing into C_o for the second half of t_{ON} through the first half of t_{OFF} , or a time, $t_{ON}/2 + t_{OFF}/2$. The current flowing for this time is $\Delta I_L/4$. The resulting ΔV_c or ΔV_o is described by:

$$\Delta V_{op-p} = \frac{1}{C} \times \frac{\Delta I_L}{4} \times \left(\frac{t_{ON}}{2} + \frac{t_{OFF}}{2} \right)$$

$$= \frac{\Delta I_L}{4C} \left(\frac{t_{ON} + t_{OFF}}{2} \right)$$

$$\text{Since } \Delta I_L = \frac{V_o(T - t_{ON})}{L1} \text{ and } t_{ON} = \frac{V_o T}{V_{IN}}$$

$$\Delta V_{op-p} = \frac{V_o \left(T - \frac{V_o T}{V_{IN}} \right)}{4C L1} \left(\frac{T}{2} \right) = \frac{(V_{IN} - V_o) V_o T^2}{8 V_{IN} C_o L1} \text{ or}$$

$$C_o = \frac{(V_{IN} - V_o) V_o T^2}{8 \Delta V_o V_{IN} L1}$$

where: C is in farads, T is $\frac{1}{\text{switching frequency}}$

ΔV_o is p-p output ripple

For best regulation, the inductor's current cannot be allowed to fall to zero. Some minimum load current I_o , and thus inductor current, is required as shown below:

$$I_o(MIN) = \frac{(V_{IN} - V_o) t_{ON}}{2 L1} = \frac{(V_{IN} - V_o) V_o}{2 f V_{IN} L1}$$

Typical Applications (Continued)




FIGURE 14. Inductor Current Slope in Step-Down Regulator

A complete step-down switching regulator schematic, using the LM3524D, is illustrated in Figure 15. Transistors Q1 and Q2 have been added to boost the output to 1A. The 5V regulator of the LM3524D has been divided in half to bias the error amplifier's non-inverting input to within its common-mode

range. Since each output transistor is on for half the period, actually 45%, they have been paralleled to allow longer possible duty cycle, up to 90%. This makes a lower possible input voltage. The output voltage is set by:


$$V_o = V_{NI} \left(1 + \frac{R1}{R2} \right),$$

where V_{NI} is the voltage at the error amplifier's non-inverting input.

Resistor R3 sets the current limit to:

$$\frac{200 \text{ mV}}{R3} = \frac{200 \text{ mV}}{0.15} = 1.3\text{A}.$$

Figures 16, 17 and show a PC board layout and stuffing diagram for the 5V, 1A regulator of Figure 15. The regulator's performance is listed in Table 1.



*Mounted to Staver Heatsink No. V5-1.

Q1 = BD344

Q2 = 2N5023

L1 = >40 turns No. 22 wire on Ferroxcube No. K300502 Torroid core.

FIGURE 15. 5V, 1 Amp Step-Down Switching Regulator

Typical Applications (Continued)

TABLE 1.

Parameter	Conditions	Typical Characteristics
Output Voltage	$V_{IN} = 10V, I_o = 1A$	5V
Switching Frequency	$V_{IN} = 10V, I_o = 1A$	20 kHz
Short Circuit	$V_{IN} = 10V$	1.3A
Current Limit		
Load Regulation	$V_{IN} = 10V$ $I_o = 0.2 - 1A$	3 mV
Line Regulation	$\Delta V_{IN} = 10 - 20V,$ $I_o = 1A$	6 mV
Efficiency	$V_{IN} = 10V, I_o = 1A$	80%
Output Ripple	$V_{IN} = 10V, I_o = 1A$	10 mVp-p




FIGURE 16. 5V, 1 Amp Switching Regulator, Foil Side

DS008650-21




FIGURE 17. Stuffing Diagram, Component Side

DS008650-22

Typical Applications (Continued)

THE STEP-UP SWITCHING REGULATOR

Figure 18 shows the basic circuit for a step-up switching regulator. In this circuit Q1 is used as a switch to alternately apply V_{IN} across inductor L1. During the time, t_{ON} , Q1 is ON and energy is drawn from V_{IN} and stored in L1; D1 is reverse biased and I_o is supplied from the charge stored in C_o . When Q1 opens, t_{OFF} , voltage V1 will rise positively to the point where D1 turns ON. The output current is now supplied through L1, D1 to the load and any charge lost from C_o during t_{ON} is replenished. Here also, as in the step-down regulator, the current through L1 has a DC component plus some ΔI_L . ΔI_L is again selected to be approximately 40% of I_L . Figure 19 shows the inductor's current in relation to Q1's ON and OFF times.




FIGURE 18. Basic Step-Up Switching Regulator




FIGURE 19. Relation of Switch Timing to Inductor Current in Step-Up Regulator

$$\text{From } \Delta I_L = \frac{V_L T}{L}, \Delta I_L^+ \cong \frac{V_{IN} t_{ON}}{L1}$$

$$\text{and } \Delta I_L^- \cong \frac{(V_o - V_{IN}) t_{OFF}}{L1}$$

Since $\Delta I_L^+ = \Delta I_L^-$, $V_{IN} t_{ON} = V_o t_{OFF} - V_{IN} t_{OFF}$, and neglecting V_{SAT} and V_{D1}

$$V_o \cong V_{IN} \left(1 + \frac{t_{ON}}{t_{OFF}} \right)$$

The above equation shows the relationship between V_{IN} , V_o and duty cycle.

In calculating input current $I_{IN(DC)}$, which equals the inductor's DC current, assume first 100% efficiency:

$$P_{IN} = I_{IN(DC)} V_{IN}$$

$$P_{OUT} = I_o V_o = I_o V_{IN} \left(1 + \frac{t_{ON}}{t_{OFF}} \right)$$

for $\eta = 100\%$, $P_{OUT} = P_{IN}$

$$I_o V_{IN} \left(1 + \frac{t_{ON}}{t_{OFF}} \right) = I_{IN(DC)} V_{IN}$$

$$I_{IN(DC)} = I_o \left(1 + \frac{t_{ON}}{t_{OFF}} \right)$$

This equation shows that the input, or inductor, current is larger than the output current by the factor $(1 + t_{ON}/t_{OFF})$. Since this factor is the same as the relation between V_o and V_{IN} , $I_{IN(DC)}$ can also be expressed as:

$$I_{IN(DC)} = I_o \left(\frac{V_o}{V_{IN}} \right)$$

So far it is assumed $\eta = 100\%$, where the actual efficiency or η_{MAX} will be somewhat less due to the saturation voltage of Q1 and forward on voltage of D1. The internal power loss due to these voltages is the average I_L current flowing, or I_{IN} , through either V_{SAT} or V_{D1} . For $V_{SAT} = V_{D1} = 1V$ this power loss becomes $I_{IN(DC)} (1V)$. η_{MAX} is then:

$$\eta_{MAX} = \frac{P_o}{P_{IN}} = \frac{V_o I_o}{V_o I_o + I_{IN} (1V)} = \frac{V_o I_o}{V_o I_o + I_o \left(1 + \frac{t_{ON}}{t_{OFF}} \right)}$$

$$\text{From } V_o = V_{IN} \left(1 + \frac{t_{ON}}{t_{OFF}} \right)$$

$$\eta_{max} = \frac{V_{IN}}{V_{IN} + 1}$$

This equation assumes only DC losses, however η_{MAX} is further decreased because of the switching time of Q1 and D1.

Typical Applications (Continued)

In calculating the output capacitor C_o it can be seen that C_o supplies I_o during t_{ON} . The voltage change on C_o during this time will be some $\Delta V_c = \Delta V_o$ or the output ripple of the regulator. Calculation of C_o is:

$$\Delta V_o = \frac{I_o t_{ON}}{C_o} \text{ or } C_o = \frac{I_o t_{ON}}{\Delta V_o}$$

$$\text{From } V_o = V_{IN} \left(\frac{T}{t_{OFF}} \right); t_{OFF} = \frac{V_{IN}}{V_o} T$$

$$\text{where } T = t_{ON} + t_{OFF} = \frac{1}{f}$$

$$t_{ON} = T - \frac{V_{IN}}{V_o} T = T \left(\frac{V_o - V_{IN}}{V_o} \right) \text{ therefore:}$$

$$C_o = \frac{I_o T \left(\frac{V_o - V_{IN}}{V_o} \right)}{\Delta V_o} = \boxed{\frac{I_o (V_o - V_{IN})}{f \Delta V_o V_o}}$$

where: C_o is in farads, f is the switching frequency,
 ΔV_o is the p-p output ripple

Calculation of inductor $L1$ is as follows:

$$L1 = \frac{V_{IN} t_{ON}}{\Delta I_L}, \text{ since during } t_{ON},$$

V_{IN} is applied across $L1$

$$\Delta I_{Lp-p} = 0.4 I_L = 0.4 I_o = 0.4 I_o \left(\frac{V_o}{V_{IN}} \right), \text{ therefore:}$$

$$L1 = \frac{V_{IN} t_{ON}}{0.4 I_o \left(\frac{V_o}{V_{IN}} \right)} \text{ and since } t_{ON} = \frac{T (V_o - V_{IN})}{V_o}$$

$$\boxed{L1 = \frac{2.5 V_{IN}^2 (V_o - V_{IN})}{f I_o V_o^2}}$$

where: $L1$ is in henrys, f is the switching frequency in Hz

To apply the above theory, a complete step-up switching regulator is shown in *Figure 20*. Since V_{IN} is 5V, V_{REF} is tied to V_{IN} . The input voltage is divided by 2 to bias the error amplifier's inverting input. The output voltage is:


$$V_{OUT} = \left(1 + \frac{R2}{R1} \right) \times V_{INV} = 2.5 \times \left(1 + \frac{R2}{R1} \right)$$

The network $D1, C1$ forms a slow start circuit.

This holds the output of the error amplifier initially low thus reducing the duty-cycle to a minimum. Without the slow start circuit the inductor may saturate at turn-on because it has to supply high peak currents to charge the output capacitor from 0V. It should also be noted that this circuit has no supply rejection. By adding a reference voltage at the non-inverting input to the error amplifier, see *Figure 21*, the input voltage variations are rejected.

The LM3524D can also be used in inductorless switching regulators. *Figure 22* shows a polarity inverter which if connected to *Figure 20* provides a -15V unregulated output.

Typical Applications (Continued)



L1 = > 25 turns No. 24 wire on Ferroxcube No. K300502 Toroid core.

FIGURE 20. 15V, 0.5A Step-Up Switching Regulator




FIGURE 21. Replacing R3/R4 Divider in Figure 20 with Reference Circuit Improves Line Regulation





FIGURE 22. Polarity Inverter Provides Auxiliary -15V Unregulated Output from Circuit of Figure 20


Connection Diagram




Top View

Order Number LM2524DN or LM3524DN
 See NS Package Number N16E
 Order Number LM3524DM
 See NS Package Number M16A

Physical Dimensions inches (millimeters) unless otherwise noted



Molded Surface-Mount Package (M)
Order Number LM3524DM
NS Package Number M16A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

Molded Dual-In-Line Package (N)
Order Number LM2524DN or LM3524DN
NS Package Number N16E

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
Americas
Tel: 1-800-272-9959
Fax: 1-800-737-7018
Email: support@nsc.com

www.national.com

National Semiconductor Europe
Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group
Tel: 65-2544466
Fax: 65-2504466
Email: sea.support@nsc.com

National Semiconductor Japan Ltd.
Tel: 81-3-5639-7560
Fax: 81-3-5639-7507