

## LMC7111

### Tiny CMOS Operational Amplifier with Rail-to-Rail Input and Output

#### General Description

The LMC7111 is a micropower CMOS operational amplifier available in the space saving SOT 23-5 package. This makes the LMC7111 ideal for space and weight critical designs. The wide common-mode input range makes it easy to design battery monitoring circuits which sense signals above the  $V^+$  supply. The main benefits of the Tiny package are most apparent in small portable electronic devices, such as mobile phones, pagers, and portable computers. The tiny amplifiers can be placed on a board where they are needed, simplifying board layout.

#### Features



- Tiny SOT23-5 package saves space
- Very wide common mode input range

- Specified at 2.7V, 5V, and 10V
- Typical supply current 25  $\mu$ A at 5V
- 50 kHz gain-bandwidth at 5V
- Similar to popular LMC6462
- Output to within 20 mV of supply rail at 100k load
- Good capacitive load drive

#### Applications

- Mobile communications
- Portable computing
- Current sensing for battery chargers
- Voltage reference buffering
- Sensor interface
- Stable bias for GaAs RF amps

#### Connection Diagrams



Actual Size



#### Ordering Information

Package	Ordering Information	NSC Drawing Number	Package Marking	Transport Media
8-Pin DIP	LMC7111AIN	N08E	LMC7111AIN	Rails
8-Pin DIP	LMC7111BIN	N08E	LMC7111BIN	Rails
5-Pin SOT23-5	LMC7111BIM5	MA05A	A01B	1k units Tape and Reel
	LMC7111BIM5X	MA05A	A01B	3k Units Tape and Reel

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

ESD Tolerance SOT23-5 (Note 2)	2000V
ESD Tolerance DIP Package (Note 2)	1500V
Differential Input Voltage	$\pm$ Supply Voltage
Voltage at Input/Output Pin	$(V^+) + 0.3V, (V^-) - 0.3V$
Supply Voltage ( $V^+ - V^-$ )	11V
Current at Input Pin	$\pm 5$ mA
Current at Output Pin (Note 3)	$\pm 30$ mA
Current at Power Supply Pin	30 mA

Lead Temp. (Soldering, 10 sec.)	260°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature (Note 4)	150°C

## Operating Ratings (Note 1)

Supply Voltage	$2.5V \leq V^+ \leq 11V$
Junction Temperature Range	$-40^\circ\text{C} \leq T_J \leq +85^\circ\text{C}$
LMC7111AI, LMC7111BI	
Thermal Resistance ( $\theta_{JA}$ )	
N Package, 8-Pin Molded DIP	115°C/W
M05A Package, 5-Pin Surface Mount	325°C/W

## 2.7V DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for  $T_J = 25^\circ\text{C}$ ,  $V^+ = 2.7V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1\text{ M}\Omega$ . **Bold-face** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7111AI Limit (Note 6)	LMC7111BI Limit (Note 6)	Units
$V_{OS}$	Input Offset Voltage	$V^+ = 2.7V$	0.9	3 <b>5</b>	7 <b>9</b>	mV max
$TCV_{OS}$	Input Offset Voltage Average Drift		2.0			$\mu\text{V}/^\circ\text{C}$
$I_B$	Input Bias Current	(Note 9)	0.1	1 <b>20</b>	1 <b>20</b>	pA max
$I_{OS}$	Input Offset Current	(Note 9)	0.01	0.5 <b>10</b>	0.5 <b>10</b>	pA max
$R_{IN}$	Input Resistance		$>10$			Tera $\Omega$
+PSRR	Positive Power Supply Rejection Ratio	$2.7V \leq V^+ \leq 5.0V$ , $V^- = 0V$ , $V_O = 2.5V$	60	55 <b>50</b>	55 <b>50</b>	dB min
-PSRR	Negative Power Supply Rejection Ratio	$-2.7V \leq V^- \leq -5.0V$ , $V^+ = 0V$ , $V_O = 2.5V$	60	55 <b>50</b>	55 <b>50</b>	dB min
$V_{CM}$	Input Common-Mode Voltage Range	$V^+ = 2.7V$ For CMRR $\geq 50$ dB	-0.10  2.8	0.0 <b>0.40</b> 2.7 <b>2.25</b>	0.0 <b>0.40</b> 2.7 <b>2.25</b>	V min V max
$C_{IN}$	Common-Mode Input Capacitance		3			pF
$V_O$	Output Swing	$V^+ = 2.7V$ $R_L = 100\text{ k}\Omega$	2.69  0.01	2.68 <b>2.4</b> 0.02 <b>0.08</b>	2.68 <b>2.4</b> 0.02 <b>0.08</b>	V min V max
		$V^+ = 2.7V$ $R_L = 10\text{ k}\Omega$	2.65  0.03	2.6 <b>2.4</b> 0.1 <b>0.3</b>	2.6 <b>2.4</b> 0.1 <b>0.3</b>	V min V max
$I_{SC}$	Output Short Circuit Current	Sourcing, $V_O = 0V$	7	1 <b>0.7</b>	1 <b>0.7</b>	mA min
		Sinking, $V_O = 2.7V$	7	1 <b>0.7</b>	1 <b>0.7</b>	mA min

## 2.7V DC Electrical Characteristics (Continued)

Unless otherwise specified, all limits guaranteed for  $T_J = 25^\circ\text{C}$ ,  $V^+ = 2.7\text{V}$ ,  $V^- = 0\text{V}$ ,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1\text{ M}\Omega$ . **Bold-face** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7111AI Limit (Note 6)	LMC7111BI Limit (Note 6)	Units
$A_{VOL}$	Voltage Gain	Sourcing	400			V/mv min
		Sinking	150			V/mv min
$I_S$	Supply Current	$V^+ = +2.7\text{V}$ , $V_O = V^+/2$	20	45 <b>60</b>	50 <b>65</b>	$\mu\text{A}$ max

## 2.7V AC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for  $T_J = 25^\circ\text{C}$ ,  $V^+ = 2.7\text{V}$ ,  $V^- = 0\text{V}$ ,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1\text{ M}\Omega$ . **Bold-face** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7111AI Limit (Note 6)	LMC7111BI Limit (Note 6)	Units
SR	Slew Rate	(Note 8)	0.015			V/ $\mu\text{s}$
GBW	Gain-Bandwidth Product		40			kHz

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

**Note 2:** Human body model, 1.5 k $\Omega$  in series with 100 pF.

**Note 3:** Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature at 150°C.

**Note 4:** The maximum power dissipation is a function of  $T_{J(\text{max})}$ ,  $\theta_{JA}$  and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(\text{max})} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly into a PC board.

**Note 5:** Typical Values represent the most likely parametric norm.

**Note 6:** All limits are guaranteed by testing or statistical analysis.

**Note 7:**  $V^+ = 2.7\text{V}$ ,  $V_{CM} = 1.35\text{V}$  and  $R_L$  connected to 1.35V. For Sourcing tests,  $1.35\text{V} \leq V_O \leq 2.7\text{V}$ . For Sinking tests,  $0.5\text{V} \leq V_O \leq 1.35\text{V}$ .

**Note 8:** Connected as Voltage Follower with 1.0V step input. Number specified is the slower of the positive and negative slew rates. Input referred,  $V^+ = 2.7\text{V}$  and  $R_L = 100\text{ k}\Omega$  connected to 1.35V. Amp excited with 1 kHz to produce  $V_O = 1\text{ V}_{pp}$ .

**Note 9:** Bias Current guaranteed by design and processing.

## 3V DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for  $T_J = 25^\circ\text{C}$ ,  $V^+ = 3\text{V}$ ,  $V^- = 0\text{V}$ ,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1\text{ M}\Omega$ . **Bold-face** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7111AI Limit (Note 6)	LMC7111BI Limit (Note 6)	Units
$V_{CM}$	Input Common-Mode Voltage Range	$V^+ = 3\text{V}$ For CMRR $\geq 50\text{ dB}$	-0.25	0.0	0.0	V min
			3.2	3.0	3.0	V
				<b>2.8</b>	<b>2.8</b>	max

### 3.3V DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for  $T_J = 25^\circ\text{C}$ ,  $V^+ = 3.3\text{V}$ ,  $V^- = 0\text{V}$ ,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1\text{ M}\Omega$ . **Bold-face** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7111AI Limit (Note 6)	LMC7111BI Limit (Note 6)	Units
$V_{CM}$	Input Common-Mode Voltage Range	$V^+ = 3.3\text{V}$ For CMRR $\geq 50\text{ dB}$	-0.25	-0.1 <b>0.00</b>	-0.1 <b>0.00</b>	V min
			3.5	3.4 <b>3.2</b>	3.4 <b>3.2</b>	V max

### 5V DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for  $T_J = 25^\circ\text{C}$ ,  $V^+ = 5\text{V}$ ,  $V^- = 0\text{V}$ ,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1\text{ M}\Omega$ . **Bold-face** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7111AI Limit (Note 6)	LMC7111BI Limit (Note 6)	Units
$V_{OS}$	Input Offset Voltage	$V^+ = 5\text{V}$	0.9			mV max
$TCV_{OS}$	Input Offset Voltage Average Drift		2.0			$\mu\text{V}/^\circ\text{C}$
$I_B$	Input Bias Current	(Note 9)	0.1	1 <b>20</b>	1 <b>20</b>	pA max
$I_{OS}$	Input Offset Current	(Note 9)	0.01	0.5 <b>10</b>	0.5 <b>10</b>	pA max
$R_{IN}$	Input Resistance		$>10$			Tera $\Omega$
CMRR	Common Mode Rejection Ratio	$0\text{V} \leq V_{CM} \leq 5\text{V}$	85	70	60	dB min
+PSRR	Positive Power Supply Rejection Ratio	$5\text{V} \leq V^+ \leq 10\text{V}$ , $V^- = 0\text{V}$ , $V_O = 2.5\text{V}$	85	70	60	dB min
-PSRR	Negative Power Supply Rejection Ratio	$-5\text{V} \leq V^- \leq -10\text{V}$ , $V^+ = 0\text{V}$ , $V_O = -2.5\text{V}$	85	70	60	dB min
$V_{CM}$	Input Common-Mode Voltage Range	$V^+ = 5\text{V}$ For CMRR $\geq 50\text{ dB}$	-0.3	-0.20 <b>0.00</b>	-0.20 <b>0.00</b>	V min
			5.25	5.20 <b>5.00</b>	5.20 <b>5.00</b>	V max
$C_{IN}$	Common-Mode Input Capacitance		3			pF
$V_O$	Output Swing	$V^+ = 5\text{V}$ $R_L = 100\text{ k}\Omega$	4.99	4.98	4.98	Vmin
			0.01	0.02	0.02	Vmax
		$V^+ = 5\text{V}$ $R_L = 10\text{ k}\Omega$	4.98	4.9	4.9	Vmin
			0.02	0.1	0.1	Vmin
$I_{SC}$	Output Short Circuit Current	Sourcing, $V_O = 0\text{V}$	7	5 <b>3.5</b>	5 <b>3.5</b>	mA min
		Sinking, $V_O = 3\text{V}$	7	5 <b>3.5</b>	5 <b>3.5</b>	mA min
$A_{VOL}$	Voltage Gain	Sourcing	500			V/mv min
		Sinking	200			V/mv min
$I_S$	Supply Current	$V^+ = +5\text{V}$ , $V_O = V^+/2$	25			$\mu\text{A}$ max

## 5V AC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for  $T_J = 25^\circ\text{C}$ ,  $V^+ = 5\text{V}$ ,  $V^- = 0\text{V}$ ,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1\text{ M}\Omega$ . **Bold-face** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7111AI Limit (Note 6)	LMC7111BI Limit (Note 6)	Units
SR	Slew Rate	Positive Going Slew Rate (Note 8)	0.027	0.015	0.010	V/ $\mu\text{s}$
GBW	Gain-Bandwidth Product		50			kHz

**Note 10:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

**Note 11:** Human body model, 1.5 k $\Omega$  in series with 100 pF.

**Note 12:** Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature at 150°C.

**Note 13:** The maximum power dissipation is a function of  $T_{J(max)}$ ,  $\theta_{JA}$  and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(max)} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly into a PC board.

**Note 14:** Typical Values represent the most likely parametric norm.

**Note 15:** All limits are guaranteed by testing or statistical analysis.

**Note 16:**  $V^+ = 5\text{V}$ ,  $V_{CM} = 2.5\text{V}$  and  $R_L$  connected to 2.5V. For Sourcing tests,  $2.5\text{V} \leq V_O \leq 5.0\text{V}$ . For Sinking tests,  $0.5\text{V} \leq V_O \leq 2.5\text{V}$ .

**Note 17:** Connected as Voltage Follower with 1.0V step input. Number specified is the slower of the positive slew rate. The negative slew rate is faster. Input referred,  $V^+ = 5\text{V}$  and  $R_L = 100\text{ k}\Omega$  connected to 1.5V. Amp excited with 1 kHz to produce  $V_O = 1\text{ V}_{pp}$ .

**Note 18:** Bias Current guaranteed by design and processing.

## 10V DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for  $T_J = 25^\circ\text{C}$ ,  $V^+ = 10\text{V}$ ,  $V^- = 0\text{V}$ ,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1\text{ M}\Omega$ . **Bold-face** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7111AI Limit (Note 6)	LMC7111BI Limit (Note 6)	Units
$V_{OS}$	Input Offset Voltage	$V^+ = 10\text{V}$	0.9	3 <b>5</b>	7 <b>9</b>	mV max
$TCV_{OS}$	Input Offset Voltage Average Drift		2.0			$\mu\text{V}/^\circ\text{C}$
$I_B$	Input Bias Current		0.1	1 <b>20</b>	1 <b>20</b>	pA max
$I_{OS}$	Input Offset Current		0.01	0.5 <b>10</b>	0.5 <b>10</b>	pA max
$R_{IN}$	Input Resistance		>10			Tera $\Omega$
+PSRR	Positive Power Supply Rejection Ratio	$5\text{V} \leq V^+ \leq 10\text{V}$ , $V^- = 0\text{V}$ , $V_O = 2.5\text{V}$	80			dB min
-PSRR	Negative Power Supply Rejection Ratio	$-5\text{V} \leq V^- \leq -10\text{V}$ , $V^+ = 0\text{V}$ , $V_O = 2.5\text{V}$	80			dB min
$V_{CM}$	Input Common-Mode Voltage Range	$V^+ = 10\text{V}$ For CMRR $\geq 50\text{ dB}$	-0.2	-0.15 <b>0.00</b>	-0.15 <b>0.00</b>	V min
			10.2	10.15 <b>10.00</b>	10.15 <b>10.00</b>	V max
$C_{IN}$	Common-Mode Input Capacitance		3			pF
$I_{SC}$	Output Short Circuit Current (Note 9)	Sourcing, $V_O = 0\text{V}$	30	20 <b>7</b>	20 <b>7</b>	mA min
		Sinking, $V_O = 10\text{V}$	30	20 <b>7</b>	20 <b>7</b>	mA min

## 10V DC Electrical Characteristics (Continued)

Unless otherwise specified, all limits guaranteed for  $T_J = 25^\circ\text{C}$ ,  $V^+ = 10\text{V}$ ,  $V^- = 0\text{V}$ ,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1\text{ M}\Omega$ . **Bold-face** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7111AI Limit (Note 6)	LMC7111BI Limit (Note 6)	Units
$A_{VOL}$	Voltage Gain 100 k $\Omega$ Load	Sourcing	500			V/mv min
		Sinking	200			V/mv min
$I_S$	Supply Current	$V^+ = +10\text{V}$ , $V_O = V^+/2$	25	50 <b>65</b>	60 <b>75</b>	$\mu\text{A}$ max
$V_O$	Output Swing	$V^+ = 10\text{V}$	9.99	9.98	9.98	Vmin
		$R_L = 100\text{ k}\Omega$	0.01	0.02	0.02	Vmax
		$V^+ = 10\text{V}$	9.98	9.9	9.9	Vmin
		$R_L = 10\text{ k}\Omega$	0.02	0.1	0.1	Vmin

## 10V AC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for  $T_J = 25^\circ\text{C}$ ,  $V^+ = 10\text{V}$ ,  $V^- = 0\text{V}$ ,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1\text{ M}\Omega$ . **Bold-face** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7111AI Limit (Note 6)	LMC7111BI Limit (Note 6)	Units
SR	Slew Rate	(Note 8)	0.03			V/ $\mu\text{s}$
GBW	Gain-Bandwidth Product		50			kHz
$\phi_m$	Phase Margin		50			deg
$G_m$	Gain Margin		15			dB
	Input-Referred Voltage Noise	$f = 1\text{ kHz}$ $V_{CM} = 1\text{V}$	110			$\frac{\text{nV}}{\sqrt{\text{Hz}}}$
	Input-Referred Current Noise	$f = 1\text{ kHz}$	0.03			$\frac{\text{pA}}{\sqrt{\text{Hz}}}$

**Note 19:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

**Note 20:** Human body model, 1.5 k $\Omega$  in series with 100 pF.

**Note 21:** Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature at  $150^\circ\text{C}$ .

**Note 22:** The maximum power dissipation is a function of  $T_{J(\text{max})}$ ,  $\theta_{JA}$  and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(\text{max})} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly into a PC board.

**Note 23:** Typical Values represent the most likely parametric norm.

**Note 24:** All limits are guaranteed by testing or statistical analysis.


**Note 25:**  $V^+ = 10\text{V}$ ,  $V_{CM} = 5\text{V}$  and  $R_L$  connected to 5V. For Sourcing tests,  $5\text{V} \leq V_O \leq 10\text{V}$ . For Sinking tests,  $0.5\text{V} \leq V_O \leq 5\text{V}$ .

**Note 26:** Connected as Voltage Follower with 1.0V step input. Number specified is the slower of the positive and negative slew rates. Input referred,  $V^+ = 10\text{V}$  and  $R_L = 100\text{ k}\Omega$  connected to 5V. Amp excited with 1 kHz to produce  $V_O = 2 V_{PP}$ .


**Note 27:** Operation near absolute maximum limits will adversely affect reliability.

## Typical Performance Characteristics $T_A = 25^\circ\text{C}$ unless specified, Single Supply

**Supply Current vs Supply Voltage**




**Voltage Noise vs Frequency**




## 2.7V PERFORMANCE


**Offset Voltage vs Common Mode Voltage @ 2.7V**




**Sinking Output vs Output Voltage**




**Sourcing Output vs Output Voltage**




**Gain and Phase vs Capacitive Load @ 2.7V**



**Gain and Phase vs Capacitive Load @ 2.7V**




**Gain and Phase vs Capacitive Load @ 2.7V**




## 3V PERFORMANCE


**Voltage Noise vs Common Mode Voltage @ 3V**




**Output Voltage vs Input Voltage @ 3V**




**Offset Voltage vs Common Mode Voltage @ 3V**




**Sourcing Output vs Output Voltage**




**Sinking Output vs Output Voltage**




**Gain and Phase vs Capacitive Load @ 3V**



**Gain and Phase vs Capacitive Load @ 3V**




**Gain and Phase vs Capacitive Load @ 3V**






## 5V PERFORMANCE


**Voltage Noise vs Common Mode Voltage @ 5V**




**Output Voltage vs Input Voltage @ 5V**




**Offset Voltage vs Common Mode Voltage @ 5V**




**Sourcing Output vs Output Voltage**




**Sinking Output vs Output Voltage**




**Gain and Phase vs Capacitive Load @ 5V**




**Gain and Phase vs Capacitive Load @ 5V**




**Gain and Phase vs Capacitive Load @ 5V**




**Non-Inverting Small Signal Pulse Response at 5V**




**Non-Inverting Small Signal Pulse Response at 5V**



**Non-Inverting Small Signal Pulse Response at 5V**




**Non-Inverting Large Signal Pulse Response at 5V**




## 5V PERFORMANCE (Continued)


**Non-Inverting Large Signal  
Pulse Response at 5V**




**Non-Inverting Large Signal  
Pulse Response at 5V**




**Inverting Small Signal  
Pulse Response at 5V**




**Inverting Small Signal  
Pulse Response at 5V**




**Inverting Small Signal  
Pulse Response at 5V**




**Inverting Large Signal  
Pulse Response at 5V**



**Inverting Large Signal  
Pulse Response at 5V**




**Inverting Large Signal  
Pulse Response at 5V**




## 10V PERFORMANCE


**Voltage Noise vs Common  
Mode Voltage @ 10V**



**Output Voltage vs  
Input Voltage @ 10V**




**Offset Voltage vs Common  
Mode Voltage @ 10V**




## 10V PERFORMANCE (Continued)


**Sourcing Output vs Output Voltage**




**Sinking Output vs Output Voltage**




**Gain and Phase vs Capacitive Load @ 10V**




**Gain and Phase vs Capacitive Load @ 10V**




**Gain and Phase vs Capacitive Load @ 10V**




**Non-Inverting Small Signal Pulse Response at 10V**




**Non-Inverting Large Signal Pulse Response at 10V**



**Inverting Small Signal Pulse Response at 10V**



**Inverting Large Signal Pulse Response at 10V**



## Application Information

### 1.0 Benefits of the LMC7111 Tiny Amp

**Size.** The small footprint of the SOT 23-5 packaged Tiny amp, (0.120 x 0.118 inches, 3.05 x 3.00 mm) saves space on printed circuit boards, and enable the design of smaller electronic products. Because they are easier to carry, many customers prefer smaller and lighter products.

**Height.** The height (0.056 inches, 1.43 mm) of the Tiny amp makes it possible to use it in PCMCIA type III cards.

**Signal Integrity.** Signals can pick up noise between the signal source and the amplifier. By using a physically smaller amplifier package, the Tiny amp can be placed closer to the signal source, reducing noise pickup and increasing signal

integrity. The Tiny amp can also be placed next to the signal destination, such as a buffer for the reference of an analog to digital converter.

**Simplified Board Layout.** The Tiny amp can simplify board layout in several ways. First, by placing an amp where amps are needed, instead of routing signals to a dual or quad device, long pc traces may be avoided.

By using multiple Tiny amps instead of duals or quads, complex signal routing and possibly crosstalk can be reduced.

**DIPs available for prototyping.** LMC7111 amplifiers packaged in conventional 8-pin dip packages can be used for prototyping and evaluation without the need to use surface mounting in early project stages.

## Application Information (Continued)

**Low Supply Current.** The typical 25  $\mu\text{A}$  supply current of the LMC7111 extends battery life in portable applications, and may allow the reduction of the size of batteries in some applications.

**Wide Voltage Range.** The LMC7111 is characterized at 2.7V, 3V, 3.3V, 5V and 10V. Performance data is provided at these popular voltages. This wide voltage range makes the LMC7111 a good choice for devices where the voltage may vary over the life of the batteries.

### 2.0 Input Common Mode Voltage Range

The LMC7111 does not exhibit phase inversion when an input voltage exceeds the negative supply voltage.

The absolute maximum input voltage is 300 mV beyond either rail at room temperature. Voltages greatly exceeding this maximum rating can cause excessive current to flow in or out of the input pins, adversely affecting reliability.

Applications that exceed this rating must externally limit the maximum input current to  $\pm 5$  mA with an input resistor as shown in Figure 1.




FIGURE 1.  $R_1$  Input Current Protection for Voltages Exceeding the Supply Voltage

### 3.0 Capacitive Load Tolerance

The LMC7111 can typically directly drive a 300 pF load with  $V_S = 10\text{V}$  at unity gain without oscillating. The unity gain follower is the most sensitive configuration. Direct capacitive loading reduces the phase margin of op-amps. The combination of the op-amp's output impedance and the capacitive load induces phase lag. This results in either an under-damped pulse response or oscillation.

Capacitive load compensation can be accomplished using resistive isolation as shown in Figure 2. This simple technique is useful for isolating the capacitive input of multiplexers and A/D converters.




FIGURE 2. Resistive Isolation of a 330 pF Capacitive Load

### 4.0 Compensating for Input Capacitance when Using Large Value Feedback Resistors

When using very large value feedback resistors, (usually  $> 500$  k $\Omega$ ) the large feed back resistance can react with the input capacitance due to transducers, photodiodes, and circuit board parasitics to reduce phase margins.

The effect of input capacitance can be compensated for by adding a feedback capacitor. The feedback capacitor (as in Figure 3),  $C_f$  is first estimated by:

$$\frac{1}{2\pi R_1 C_{IN}} \geq \frac{1}{2\pi R_2 C_f}$$

or

$$R_1 C_{IN} \leq R_2 C_f$$

which typically provides significant overcompensation.

Printed circuit board stray capacitance may be larger or smaller than that of a breadboard, so the actual optimum value for  $C_f$  may be different. The values of  $C_f$  should be checked on the actual circuit. (Refer to the LMC660 quad CMOS amplifier data sheet for a more detailed discussion.)




FIGURE 3. Cancelling the Effect of Input Capacitance

### 5.0 Output Swing


The output of the LMC7111 will go to within 100 mV of either power supply rail for a 10 k $\Omega$  load and to 20 mV of the rail for a 100 k $\Omega$  load. This makes the LMC7111 useful for driving transistors which are connected to the same power supply. By going very close to the supply, the LMC7111 can turn the transistors all the way on or all the way off.

### 6.0 Biasing GaAs RF Amplifiers

The capacitive load capability, low current draw, and small size of the SOT23-5 LMC7111 make it a good choice for providing a stable negative bias to other integrated circuits.

The very small size of the LMC7111 and the LM4040 reference take up very little board space.

## Application Information (Continued)



DS012352-17

$C_F$  and  $R_{isolation}$  prevent oscillations when driving capacitive loads.


**FIGURE 4. Stable Negative Bias**

### 7.0 Reference Buffer for A-to-D Converters

The LMC7111 can be used as a voltage reference buffer for analog-to-digital converters. This works best for A-to-D converters whose reference input is a static load, such as dual slope integrating A-to-Ds. Converters whose reference input is a dynamic load (the reference current changes with time) may need a faster device, such as the LMC7101 or the LMC7131.

The small size of the LMC7111 allows it to be placed close to the reference input. The low supply current (25  $\mu$ A typical) saves power.

For A-to-D reference inputs which require higher accuracy and lower offset voltage, please see the LMC6462 datasheet. The LMC6462 has performance similar to the LMC7111. The LMC6462 is available in two grades with reduced input voltage offset.



DS012352-18

### 8.0 Dual and Quad Devices with Similar Performance

The LMC6462 and LMC6464 are dual and quad devices with performance similar to the LMC7111. They are available in both conventional through-hole and surface mount packaging. Please see the LMC6462/4 datasheet for details.

### 9.0 SPICE Macromodel

A SPICE macromodel is available for the LMC7111. This model includes simulation of:

- Input common-mode voltage range
- Frequency and transient response
- Quiescent and dynamic supply current
- Output swing dependence on loading conditions and many more characteristics as listed on the macro model disk. Contact your local National Semiconductor sales office to obtain an operational amplifier spice model library disk.

### 10.0 Additional SOT23-5 Tiny Devices

National Semiconductor has additional parts available in the space saving SOT23 Tiny package, including amplifiers, voltage references, and voltage regulators. These devices include —

- LMC7101** 1 MHz gain-bandwidth rail-to-rail input and output amplifier — high input impedance and high gain, 700  $\mu$ A typical current 2.7V, 3V, 5V and 15V specifications.
- LM7131** Tiny Video amp with 70 MHz gain bandwidth. Specified at 3V, 5V and  $\pm$  5V supplies.
- LMC7211** Comparator in a tiny package with rail-to-rail input and push-pull output. Typical supply current of 7  $\mu$ A. Typical propagation delay of 7  $\mu$ s. Specified at 2.7V, 5V and 15V supplies.
- LMC7221** Comparator with an open drain output for use in mixed voltage systems. Similar to the LMC7211,

## Application Information (Continued)

except the output can be used with a pull-up resistor to a voltage different than the supply voltage.

**LP2980** Micropower SOT 50 mA Ultra Low-Dropout Regulator.

**LM4040** Precision micropower shunt voltage reference. Fixed voltages of 2.5000V, 4.096V, 5.000V, 8.192V and 10.000V.

**LM4041** Precision micropower shunt voltage reference 1.225V and adjustable.


Contact your National Semiconductor representative for the latest information.

## SOT-23-5 Tape and Reel Specification

### TAPE FORMAT

Tape Section	# Cavities	Cavity Status	Cover Tape Status
Leader (Start End)	0 (min)	Empty	Sealed
	75 (min)	Empty	Sealed
Carrier	3000	Filled	Sealed
	1000	Filled	Sealed
Trailer (Hub End)	125 (min)	Empty	Sealed
	0 (min)	Empty	Sealed


### TAPE DIMENSIONS



<b>8 mm</b>	<b>0.130</b>	<b>0.124</b>	<b>0.130</b>	<b>0.126</b>	<b>0.138 <math>\pm</math> 0.002</b>	<b>0.055 <math>\pm</math> 0.004</b>	<b>0.157</b>	<b>0.315 <math>\pm</math> 0.012</b>
	<b>(3.3)</b>	<b>(3.15)</b>	<b>(3.3)</b>	<b>(3.2)</b>	<b>(3.5 <math>\pm</math> 0.05)</b>	<b>(1.4 <math>\pm</math> 0.11)</b>	<b>(4)</b>	<b>(8 <math>\pm</math> 0.3)</b>
Tape Size	DIM A	DIM A <sub>o</sub>	DIM B	DIM B <sub>o</sub>	DIM F	DIM K <sub>o</sub>	DIM P1	DIM W

## SOT-23-5 Tape and Reel Specification (Continued)





### REEL DIMENSIONS



8 mm	7.00	0.059	0.512	0.795	2.165	0.331 + 0.059/-0.000	0.567	W1+ 0.078/-0.039
	330.00	1.50	13.00	20.20	55.00	8.40 + 1.50/-0.00	14.40	W1 + 2.00/-1.00
Tape Size	A	B	C	D	N	W1	W2	W3



# Physical Dimensions inches (millimeters) unless otherwise noted




MA05A (REV D)

\*Suffix indicates number of units. See Ordering Information on first page.

**5-Pin SOT Package**  
**Order Package Number LMC7111BIM5\***  
**NS Package Number MA05A**

# Physical Dimensions

inches (millimeters) unless otherwise noted (Continued)



8-Pin Molded DIP  
8-Lead (0.300" Wide) Molded Dual-In-Line Package  
Order Package Number LMC7111AIN or LMC7111BIN  
NS Package Number N08E

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor Corporation**  
Americas  
Tel: 1-800-272-9959  
Fax: 1-800-737-7018  
Email: support@nsc.com

www.national.com

**National Semiconductor Europe**

Fax: +49 (0) 1 80-530 85 86  
Email: europe.support@nsc.com  
Deutsch Tel: +49 (0) 1 80-530 85 85  
English Tel: +49 (0) 1 80-532 78 32  
Français Tel: +49 (0) 1 80-532 93 58  
Italiano Tel: +49 (0) 1 80-534 16 80

**National Semiconductor Asia Pacific Customer Response Group**

Tel: 65-2544466  
Fax: 65-2504466  
Email: sea.support@nsc.com

**National Semiconductor Japan Ltd.**

Tel: 81-3-5639-7560  
Fax: 81-3-5639-7507