

# DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

## **74HC/HCT193**

**Presettable synchronous 4-bit  
binary up/down counter**

Product specification  
File under Integrated Circuits, IC06

December 1990

## Presetable synchronous 4-bit binary up/down counter

## 74HC/HCT193

### FEATURES

- Synchronous reversible 4-bit binary counting
- Asynchronous parallel load
- Asynchronous reset
- Expandable without external logic
- Output capability: standard
- $I_{CC}$  category: MSI

### GENERAL DESCRIPTION

The 74HC/HCT193 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT193 are 4-bit synchronous binary up/down counters. Separate up/down clocks,  $CP_U$  and  $CP_D$  respectively, simplify operation. The outputs change state synchronously with the LOW-to-HIGH transition of either clock input. If the  $CP_U$  clock is pulsed while  $CP_D$  is held HIGH, the device will count up. If the  $CP_D$  clock is pulsed while  $CP_U$  is held HIGH, the device will count down. Only one clock input can be held HIGH at any time, or erroneous operation will result. The device can be cleared at any time by the asynchronous master reset input (MR); it may also be loaded in parallel by activating the asynchronous parallel load input ( $\overline{PL}$ ).

The "193" contains four master-slave JK flip-flops with the necessary steering logic to provide the asynchronous reset, load, and synchronous count up and count down functions.

Each flip-flop contains JK feedback from slave to master, such that a LOW-to-HIGH transition on the  $CP_D$  input will decrease the count by one, while a similar transition on the  $CP_U$  input will advance the count by one.

One clock should be held HIGH while counting with the other, otherwise the circuit will either count by two's or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either clock input is LOW. Applications requiring reversible operation must make the reversing decision while the activating clock is HIGH to avoid erroneous counts.

The terminal count up ( $\overline{TC_U}$ ) and terminal count down ( $\overline{TC_D}$ ) outputs are normally HIGH. When the circuit has reached the maximum count state of 15, the next HIGH-to-LOW transition of  $CP_U$  will cause  $\overline{TC_U}$  to go LOW.

$\overline{TC_U}$  will stay LOW until  $CP_U$  goes HIGH again, duplicating the count up clock.

Likewise, the  $\overline{TC_D}$  output will go LOW when the circuit is in the zero state and the  $CP_D$  goes LOW. The terminal count outputs can be used as the clock input signals to the next higher order circuit in a multistage counter, since they duplicate the clock waveforms. Multistage counters will not be fully synchronous, since there is a slight delay time difference added for each stage that is added.

The counter may be preset by the asynchronous parallel load capability of the circuit. Information present on the parallel data inputs ( $D_0$  to  $D_3$ ) is loaded into the counter and appears on the outputs ( $Q_0$  to  $Q_3$ ) regardless of the conditions of the clock inputs when the parallel load ( $\overline{PL}$ ) input is LOW. A HIGH level on the master reset (MR) input will disable the parallel load gates, override both clock inputs and set all outputs ( $Q_0$  to  $Q_3$ ) LOW. If one of the clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that clock will be interpreted as a legitimate signal and will be counted.

# Presettable synchronous 4-bit binary up/down counter

74HC/HCT193

## QUICK REFERENCE DATA

GND = 0 V;  $T_{amb} = 25\text{ }^{\circ}\text{C}$ ;  $t_r = t_f = 6\text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
$t_{PHL}/t_{PLH}$	propagation delay $CP_D$ , $CP_U$ to $Q_n$	$C_L = 15\text{ pF}$ ; $V_{CC} = 5\text{ V}$	20	20	ns
$f_{max}$	maximum clock frequency		45	47	MHz
$C_I$	input capacitance		3.5	3.5	pF
$C_{PD}$	power dissipation capacitance per package	notes 1 and 2	24	26	pF

## Notes

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ ):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

$f_i$  = input frequency in MHz

$f_o$  = output frequency in MHz

$\sum (C_L \times V_{CC}^2 \times f_o)$  = sum of outputs

$C_L$  = output load capacitance in pF

$V_{CC}$  = supply voltage in V

2. For HC the condition is  $V_I = \text{GND to } V_{CC}$   
For HCT the condition is  $V_I = \text{GND to } V_{CC} - 1.5\text{ V}$

## ORDERING INFORMATION

See *"74HC/HCT/HCU/HCMOS Logic Package Information"*.

Presetable synchronous 4-bit binary  
up/down counter




74HC/HCT193

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
3, 2, 6, 7	Q <sub>0</sub> to Q <sub>3</sub>	flip-flop outputs
4	CP <sub>D</sub>	count down clock input <sup>(1)</sup>
5	CP <sub>U</sub>	count up clock input <sup>(1)</sup>
8	GND	ground (0 V)
11	$\overline{\text{PL}}$	asynchronous parallel load input (active LOW)
12	$\overline{\text{TC}}_{\text{U}}$	terminal count up (carry) output (active LOW)
13	$\overline{\text{TC}}_{\text{D}}$	terminal count down (borrow) output (active LOW)
14	MR	asynchronous master reset input (active HIGH)
15, 1, 10, 9	D <sub>0</sub> to D <sub>3</sub>	data inputs
16	V <sub>CC</sub>	positive supply voltage

Note

1. LOW-to-HIGH, edge triggered



Presetable synchronous 4-bit binary  
up/down counter


74HC/HCT193

FUNCTION TABLE

OPERATING MODE	INPUTS								OUTPUTS					
	MR	$\overline{\text{PL}}$	$\text{CP}_\text{U}$	$\text{CP}_\text{D}$	$\text{D}_0$	$\text{D}_1$	$\text{D}_2$	$\text{D}_3$	$\text{Q}_0$	$\text{Q}_1$	$\text{Q}_2$	$\text{Q}_3$	$\overline{\text{TC}}_\text{U}$	$\overline{\text{TC}}_\text{D}$
reset (clear)	H	X	X	L	X	X	X	X	L	L	L	L	H	L
	H	X	X	H	X	X	X	X	L	L	L	L	H	H
parallel load	L	L	X	L	L	L	L	L	L	L	L	L	H	L
	L	L	X	H	L	L	L	L	L	L	L	L	H	H
	L	L	L	X	H	H	H	H	H	H	H	H	L	H
	L	L	H	X	H	H	H	H	H	H	H	H	H	H
count up	L	H	$\uparrow$	H	X	X	X	X	count up				$\text{H}^{(2)}$	H
count down	L	H	H	$\uparrow$	X	X	X	X	count down				H	$\text{H}^{(3)}$

Notes

1. H = HIGH voltage level  
L = LOW voltage level  
X = don't care  
 $\uparrow$  = LOW-to-HIGH clock transition
2.  $\overline{\text{TC}}_\text{U}$  =  $\text{CP}_\text{U}$  at terminal count up (HHHH)
3.  $\overline{\text{TC}}_\text{D}$  =  $\text{CP}_\text{D}$  at terminal count down (LLLL)



# Presettable synchronous 4-bit binary up/down counter

74HC/HCT193




Fig.5 Typical clear, load and count sequence.




Fig.6 Logic diagram.

# Presettable synchronous 4-bit binary up/down counter

74HC/HCT193

## DC CHARACTERISTICS FOR 74HC

For the DC characteristics see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*.

Output capability: standard

I<sub>CC</sub> category: MSI

## AC CHARACTERISTICS FOR 74HC

GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)							UNIT	TEST CONDITIONS	
		74HC								V <sub>CC</sub> (V)	WAVEFORMS
		+25			−40 to +85		−40 to +125				
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP <sub>U</sub> , CP <sub>D</sub> to Q <sub>n</sub>		63 23 18	215 43 37		270 54 46		325 65 55	ns	2.0 4.5 6.0	Fig.7
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP <sub>U</sub> to $\overline{TC}_U$		39 14 11	125 25 21		155 31 26		190 38 32	ns	2.0 4.5 6.0	Fig.8
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP <sub>D</sub> to $\overline{TC}_D$		39 14 11	125 25 21		155 31 26		190 38 32	ns	2.0 4.5 6.0	Fig.8
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $\overline{PL}$ to Q <sub>n</sub>		69 25 20	220 44 37		275 55 47		330 66 56	ns	2.0 4.5 6.0	Fig.9
t <sub>PHL</sub>	propagation delay MR to Q <sub>n</sub>		58 21 17	200 40 34		250 50 43		300 60 51	ns	2.0 4.5 6.0	Fig.10
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay D <sub>n</sub> to Q <sub>n</sub>		69 25 20	210 42 36		265 53 45		315 63 54	ns	2.0 4.5 6.0	Fig.9
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $\overline{PL}$ to $\overline{TC}_U$ , $\overline{PL}$ to $\overline{TC}_D$		80 29 23	290 58 49		365 73 62		435 87 74	ns	2.0 4.5 6.0	Fig.12
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay MR to $\overline{TC}_U$ , MR to $\overline{TC}_D$		74 27 22	285 57 48		355 71 60		430 86 73	ns	2.0 4.5 6.0	Fig.12
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay D <sub>n</sub> to $\overline{TC}_U$ , D <sub>n</sub> to $\overline{TC}_D$		80 29 23	290 58 49		365 73 62		435 87 74	ns	2.0 4.5 6.0	Fig.12
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig.10
t <sub>W</sub>	up, down clock pulse width HIGH or LOW	100 20 17	22 8 6		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig.7

# Presettable synchronous 4-bit binary up/down counter

74HC/HCT193

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)							UNIT	TEST CONDITIONS	
		74HC								V <sub>CC</sub> (V)	WAVEFORMS
		+25			−40 to +85		−40 to +125				
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>W</sub>	master reset pulse width HIGH	100 20 17	25 9 7		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig.10
t <sub>W</sub>	parallel load pulse width LOW	100 20 17	19 7 6		125 25 21		150 30 26		ns	2.0 4.5 6.0	Fig.9
t <sub>rem</sub>	removal time PL to CP <sub>U</sub> , CP <sub>D</sub>	50 10 9	8 3 2		65 13 11		75 15 13		ns	2.0 4.5 6.0	Fig.9
t <sub>rem</sub>	removal time MR to CP <sub>U</sub> , CP <sub>D</sub>	50 10 9	0 0 0		65 13 11		75 15 13		ns	2.0 4.5 6.0	Fig.10
t <sub>su</sub>	set-up time D <sub>n</sub> to PL	80 16 14	22 8 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig.11 note: CP <sub>U</sub> = CP <sub>D</sub> = HIGH
t <sub>h</sub>	hold time D <sub>n</sub> to PL	0 0 0	−14 −5 −4		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig.11
t <sub>h</sub>	hold time CP <sub>U</sub> to CP <sub>D</sub> , CP <sub>D</sub> to CP <sub>U</sub>	80 16 8	22 8 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig.13
f <sub>max</sub>	maximum up, down clock pulse frequency	4.0 20 24	13.5 41 49		3.2 16 19		2.6 13 15		MHz	2.0 4.5 6.0	Fig.7



---

# Presetable synchronous 4-bit binary up/down counter

---

**74HC/HCT193****DC CHARACTERISTICS FOR 74HCT**

For the DC characteristics see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*.

Output capability: standard

I<sub>CC</sub> category: MSI

**Note to HCT types**

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
D <sub>n</sub>	0.35
CP <sub>U</sub> , CP <sub>D</sub>	1.40
$\overline{PL}$	0.65
MR	1.05

# Presettable synchronous 4-bit binary up/down counter

74HC/HCT193

## AC CHARACTERISTICS FOR 74HCT

GND = 0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF


SYMBOL	PARAMETER	T <sub>amb</sub> (°C)							UNIT	TEST CONDITIONS	
		74HCT								V <sub>CC</sub> (V)	WAVEFORMS
		+25			−40 to +85		−40 to +125				
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP <sub>U</sub> , CP <sub>D</sub> to Q <sub>n</sub>		23	43		54		65	ns	4.5	Fig.7
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP <sub>U</sub> to $\overline{TC}_U$		15	27		34		41	ns	4.5	Fig.8
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay CP <sub>D</sub> to $\overline{TC}_D$		15	27		34		41	ns	4.5	Fig.8
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay PL to Q <sub>n</sub>		26	46		58		69	ns	4.5	Fig.9
t <sub>PHL</sub>	propagation delay MR to Q <sub>n</sub>		22	40		50		60	ns	4.5	Fig.10
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay D <sub>n</sub> to Q <sub>n</sub>		27	46		58		69	ns	4.5	Fig.9
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $\overline{PL}$ to $\overline{TC}_U$ , $\overline{PL}$ to $\overline{TC}_D$		31	55		69		83	ns	4.5	Fig.12
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay MR to $\overline{TC}_U$ , MR to $\overline{TC}_D$		29	55		69		83	ns	4.5	Fig.12
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay D <sub>n</sub> to $\overline{TC}_U$ , D <sub>n</sub> to $\overline{TC}_D$		32	58		73		87	ns	4.5	Fig.12
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Fig.10
t <sub>W</sub>	up, down clock pulse width HIGH or LOW	25	11		31		38		ns	4.5	Fig.7
t <sub>W</sub>	master reset pulse width HIGH	20	7		25		30		ns	4.5	Fig.10
t <sub>W</sub>	parallel load pulse width LOW	20	8		25		30		ns	4.5	Fig.9
t <sub>rem</sub>	removal time $\overline{PL}$ to CP <sub>U</sub> , CP <sub>D</sub>	10	2		13		15		ns	4.5	Fig.9
t <sub>rem</sub>	removal time MR to CP <sub>U</sub> , CP <sub>D</sub>	10	0		13		15		ns	4.5	Fig.10
t <sub>su</sub>	set-up time D <sub>n</sub> to $\overline{PL}$	16	8		20		24		ns	4.5	Fig.11 note: CP <sub>U</sub> = CP <sub>D</sub> = HIGH
t <sub>h</sub>	hold time D <sub>n</sub> to $\overline{PL}$	0	−6		0		0		ns	4.5	Fig.11
t <sub>h</sub>	hold time CP <sub>U</sub> to CP <sub>D</sub> , CP <sub>D</sub> to CP <sub>U</sub>	16	7		20		24		ns	4.5	Fig.13
f <sub>max</sub>	maximum up, down clock pulse frequency	20	43		16		13		MHz	4.5	Fig.7

# Presettable synchronous 4-bit binary up/down counter

74HC/HCT193

## AC WAVEFORMS


- (1) HC :  $V_M = 50\%$ ;  $V_I = \text{GND to } V_{CC}$ .  
HCT:  $V_M = 1.3\text{V}$ ;  $V_I = \text{GND to } 3\text{ V}$ .



7293736

Fig.7 Waveforms showing the clock ( $CP_U$ ,  $CP_D$ ) to output ( $Q_n$ ) propagation delays, the clock pulse width, and the maximum clock pulse frequency.


- (1) HC :  $V_M = 50\%$ ;  $V_I = \text{GND to } V_{CC}$ .  
HCT:  $V_M = 1.3\text{V}$ ;  $V_I = \text{GND to } 3\text{ V}$ .



7293738

Fig.8 Waveforms showing the clock ( $CP_U$ ,  $CP_D$ ) to terminal count output ( $\overline{TC}_U$ ,  $\overline{TC}_D$ ) propagation delays.

- (1) HC :  $V_M = 50\%$ ;  $V_I = \text{GND to } V_{CC}$ .  
HCT:  $V_M = 1.3\text{V}$ ;  $V_I = \text{GND to } 3\text{ V}$ .



7293732.2

Fig.9 Waveforms showing the parallel load input ( $\overline{PL}$ ) and data ( $D_n$ ) to  $Q_n$  output propagation delays and  $\overline{PL}$  removal time to clock input ( $CP_U$ ,  $CP_D$ ).

# Presettable synchronous 4-bit binary up/down counter

74HC/HCT193

- (1) HC :  $V_M = 50\%$ ;  $V_I = \text{GND to } V_{CC}$ .  
HCT:  $V_M = 1.3\text{V}$ ;  $V_I = \text{GND to } 3\text{ V}$ .




Fig.10 Waveforms showing the master reset input (MR) pulse width, MR to  $Q_n$  propagation delays, MR to  $CP_U$ ,  $CP_D$  removal time and output transition times.

The shaded areas indicate when the input is permitted to change for predictable output performance.

- (1) HC :  $V_M = 50\%$ ;  $V_I = \text{GND to } V_{CC}$ .  
HCT:  $V_M = 1.3\text{V}$ ;  $V_I = \text{GND to } 3\text{ V}$ .




Fig.11 Waveforms showing the data input ( $D_n$ ) to parallel load input ( $\overline{PL}$ ) set-up and hold times.

- (1) HC :  $V_M = 50\%$ ;  $V_I = \text{GND to } V_{CC}$ .  
HCT:  $V_M = 1.3\text{V}$ ;  $V_I = \text{GND to } 3\text{ V}$ .




Fig.12 Waveforms showing the data input ( $D_n$ ), parallel load input ( $\overline{PL}$ ) and the master reset input (MR) to the terminal count outputs ( $\overline{TC}_U$ ,  $\overline{TC}_D$ ) propagation delays.

- (1) HC :  $V_M = 50\%$ ;  $V_I = \text{GND to } V_{CC}$ .  
HCT:  $V_M = 1.3\text{V}$ ;  $V_I = \text{GND to } 3\text{ V}$ .




Fig.13 Waveforms showing the  $CP_U$  to  $CP_D$  or  $CP_D$  to  $CP_U$  hold times.

# Presettable synchronous 4-bit binary up/down counter

74HC/HCT193

## APPLICATION INFORMATION




Fig.14 Cascaded up/down counter with parallel load.

## PACKAGE OUTLINES

See *"74HC/HCT/HCU/HCMOS Logic Package Outlines"*.