

DATA SHEET

74LVT16652A

**3.3V LVT 16-bit bus transceiver/ register
(3-State)**

Product specification
Supersedes data of 1994
IC23 Data Handbook

1998 Feb 19

3.3V 16-bit bus transceiver/register (3-State)

74LVT16652A

FEATURES

- 16-bit bus interface
- 3-State buffers
- Output capability: +64mA/-32mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power-up reset
- Power-up 3-State
- No bus current loading when output is tied to 5V bus
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

DESCRIPTION

The 74LVT16652A is a high-performance BiCMOS product designed for V_{CC} operation at 3.3V. The device can be used as two 8-bit transceivers or one 16-bit transceiver.

Complimentary output-enable (OEAB and \overline{OEBA}) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. A Low-input level selects real-time data, and a High input level selects stored data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data.

Data on the A or B bus, or both, can be stored in the internal flip-flops by Low-to-High transitions at the appropriate clock (CPAB or CPBA) inputs regardless of the levels on the select-control or output-enable inputs. When SAB and SBA are in real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and \overline{OEBA} . In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last level configuration.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS $T_{amb} = 25^{\circ}C$	TYPICAL	UNIT
t_{PLH} t_{PHL}	Propagation delay nAx to nBx or nBx to nAx	$C_L = 50pF$; $V_{CC} = 3.3V$	1.9	ns
C_{IN}	Input capacitance Control pins	$V_I = 0V$ or $3.0V$	3	pF
$C_{I/O}$	I/O pin capacitance	Outputs disabled; $V_I = 0V$ or $3.0V$	9	pF
I_{CCZ}	Total supply current	Outputs disabled; $V_{CC} = 3.6V$	70	μA

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
56-Pin Plastic SSOP Type III	$-40^{\circ}C$ to $+85^{\circ}C$	74LVT16652A DL	VT16652A DL	SOT371-1
56-Pin Plastic TSSOP Type II	$-40^{\circ}C$ to $+85^{\circ}C$	74LVT16652A DGG	VT16652A DGG	SOT364-1


LOGIC SYMBOL (IEEE/IEC)




3.3V 16-bit bus transceiver/register (3-State)

74LVT16652A

PIN CONFIGURATION



LOGIC SYMBOL




PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
2, 55, 27, 30	1CPAB, 1CPBA, 2CPAB, 2CPBA	Clock input A to B / Clock input B to A
3, 54, 26, 31	1SAB, 1SBA, 2SAB, 2SBA	Select input A to B / Select input B to A
5, 6, 8, 9, 10, 12, 13, 14 15, 16, 17, 19, 20, 21, 23, 24	1A0 – 1A7, 2A0 – 2A7	Data inputs/outputs (A side)
52, 51, 49, 48, 47, 45, 44, 43 42, 41, 40, 38, 37, 36, 34, 33	1B0 – 1B7, 2B0 – 2B7	Data inputs/outputs (B side)
1, 56, 28, 29	1OEAB, 1OEBA, 2OEAB, 2OEBA	Output enable inputs
4, 11, 18, 25, 32, 39, 46, 53	GND	Ground (0V)
7, 22, 35, 50	VCC	Positive supply voltage

3.3V 16-bit bus transceiver/register (3-State)

74LVT16652A

LOGIC DIAGRAM



FUNCTION TABLE

INPUTS						DATA I/O		OPERATING MODE
nOEAB	nOEBA	nCPAB	nCPBA	nSAB	nSBA	nAx	nBx	
L	H	H or L	H or L	X	X	Input	Input	Isolation Store A and B data
L	H	↑	↑	X	X	Input	Unspecified output*	Store A, Hold B Store A in both registers
X	H	↑	H or L	X	X	Input	Unspecified output*	Hold A, Store B Store B in both registers
L	X	H or L	↑	X	X	Unspecified output*	Input	Real time B data to A bus Stored B data to A bus
L	L	X	X	X	L	Output	Input	Real time A data to B bus Store A data to B bus
L	L	X	H or L	X	H	Input	Output	Stored A data to B bus Stored B data to A bus
H	H	X	X	L	X	Output	Output	
H	H	H or L	X	H	X	Output	Output	
H	L	H or L	H or L	H	H	Output	Output	


H = High voltage level
L = Low voltage level
X = Don't care
↑ = Low-to-High clock transition
* The data output function may be enabled or disabled by various signals at the nOEBA and nOEAB inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every Low-to-High transition of the clock.
** If both Select controls (nSAB and nSBA) are Low, then clocks can occur simultaneously. If either Select control is High, the clocks must be staggered in order to load both registers.

3.3V 16-bit bus transceiver/register (3-State)

74LVT16652A

The following examples demonstrate the four fundamental bus-management functions that can be performed with the 74LVT16652A. The select pins determine whether data is stored or

transferred through the device in real time. The output enable pins determine the direction of the data flow.



3.3V 16-bit bus transceiver/register (3-State)

74LVT16652A

ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V_{CC}	DC supply voltage		−0.5 to +4.6	V
I_{IK}	DC input diode current	$V_I < 0$	−50	mA
V_I	DC input voltage ³		−0.5 to +7.0	V
I_{OK}	DC output diode current	$V_O < 0$	−50	mA
V_{OUT}	DC output voltage ³	Output in Off or High state	−0.5 to +7.0	V
I_{OUT}	DC output current	Output in Low state	128	mA
		Output in High state	−64	
T_{stg}	Storage temperature range		−65 to +150	°C

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
3. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS		UNIT
		MIN	MAX	
V_{CC}	DC supply voltage	2.7	3.6	V
V_I	Input voltage	0	5.5	V
V_{IH}	High-level input voltage	2.0		V
V_{IL}	Input voltage		0.8	V
I_{OH}	High-level output current		−32	mA
I_{OL}	Low-level output current		32	mA
	Low-level output current; current duty cycle ≤ 50%; $f \geq 1$ kHz		64	
$\Delta t/\Delta v$	Input transition rise or fall rate; Outputs enabled		10	ns/V
T_{amb}	Operating free-air temperature range	−40	+85	°C

3.3V 16-bit bus transceiver/register (3-State)

74LVT16652A

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS			UNIT
				Temp = -40°C to +85°C			
				MIN	TYP ¹	MAX	
V _{IK}	Input clamp voltage	V _{CC} = 2.7V; I _{IK} = −18mA			−0.85	−1.2	V
V _{OH}	High-level output voltage	V _{CC} = 2.7 to 3.6V; I _{OH} = −100μA		V _{CC} -0.2	V _{CC}		V
		V _{CC} = 2.7V; I _{OH} = −8mA		2.4	2.5		
		V _{CC} = 3.0V; I _{OH} = −32mA		2.0	2.3		
V _{OL}	Low-level output voltage	V _{CC} = 2.7V; I _{OL} = 100μA			0.07	0.2	V
		V _{CC} = 2.7V; I _{OL} = 24mA			0.3	0.5	
		V _{CC} = 3.0V; I _{OL} = 16mA			0.25	0.4	
		V _{CC} = 3.0V; I _{OL} = 32mA			0.3	0.5	
		V _{CC} = 3.0V; I _{OL} = 64mA			0.4	0.55	
V _{RST}	Power-up output low voltage ⁵	V _{CC} = 3.6V; I _O = 1mA; V _I = GND or V _{CC}			0.11	0.55	V
I _I	Input leakage current	V _{CC} = 3.6V; V _I = V _{CC} or GND	Control pins		0.1	±1	μA
		V _{CC} = 0 or 3.6V; V _I = 5.5V			0.1	10	
		V _{CC} = 3.6V; V _I = 5.5V	I/O Data pins ⁴		0.1	20	
		V _{CC} = 3.6V; V _I = V _{CC}			0.1	10	
		V _{CC} = 3.6V; V _I = 0			0.1	-5	
I _{OFF}	Output off current	V _{CC} = 0V; V _I or V _O = 0 to 4.5V			0.1	±100	μA
I _{HOLD}	Bus Hold current A or B outputs ⁷	V _{CC} = 3V; V _I = 0.8V		75	135		μA
		V _{CC} = 3V; V _I = 2.0V		−75	−140		
		V _{CC} = 0V to 3.6V; V _{CC} = 3.6V		±500			
I _{EX}	Current into an output in the High state when V _O > V _{CC}	V _O = 5.5V; V _{CC} = 3.0V			45	125	μA
I _{PU/PD}	Power up/down 3-State output current ³	V _{CC} ≤ 1.2V; V _O = 0.5V to V _{CC} ; V _I = GND or V _{CC} ; OE/OE = Don't care			35	±100	μA
I _{CCH}	Quiescent supply current	V _{CC} = 3.6V; Outputs High, V _I = GND or V _{CC} , I _O = 0			0.07	0.12	mA
I _{CCL}		V _{CC} = 3.6V; Outputs Low, V _I = GND or V _{CC} , I _O = 0			4.9	6	
I _{CCZ}		V _{CC} = 3.6V; Outputs Disabled; V _I = GND or V _{CC} , I _O = 0 ⁶			0.07	0.12	
ΔI _{CC}	Additional supply current per input pin ²	V _{CC} = 3V to 3.6V; One input at V _{CC} -0.6V, Other inputs at V _{CC} or GND			0.1	0.2	mA

NOTES:

1. All typical values are at $V_{CC} = 3.3V$ and $T_{amb} = 25^\circ C$.
2. This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND .
3. This parameter is valid for any V_{CC} between $0V$ and $1.2V$ with a transition time of up to $10msec$. From $V_{CC} = 1.2V$ to $V_{CC} = 3.3V \pm 0.3V$ a transition time of $100\mu sec$ is permitted. This parameter is valid for $T_{amb} = 25^\circ C$ only.
4. Unused pins at V_{CC} or GND .
5. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.
6. I_{CCZ} is measured with outputs pulled to V_{CC} or GND .
7. This is the bus hold overdrive current required to force the input to the opposite logic state.

3.3V 16-bit bus transceiver/register (3-State)

74LVT16652A

AC CHARACTERISTICS

GND = 0V, $t_R = t_F = 2.5\text{ns}$, $C_L = 50\text{pF}$, $R_L = 500\Omega$; $T_{\text{amb}} = -40^\circ\text{C}$ to $+85^\circ\text{C}$.

SYMBOL	PARAMETER	WAVEFORM	LIMITS				UNIT
			$V_{CC} = 3.3V \pm 0.3V$			$V_{CC} = 2.7V$	
			MIN	TYP ¹	MAX	MAX	
f_{MAX}	Maximum clock frequency	1	150	180			MHz
t_{PLH} t_{PHL}	Propagation delay nAx to nBx or nBx to nAx	2	0.5 0.5	1.9 1.9	3.7 3.7	4.0 4.0	ns
t_{PLH} t_{PHL}	Propagation delay nCPAB to nBx or nCPBA to nAx	1	1.5 1.5	2.7 2.4	4.5 4.5	4.9 4.9	ns
t_{PLH} t_{PHL}	Propagation delay nSAB to nBx or nSBA to nAx	3	1.0 1.0	2.3 2.8	4.8 4.8	5.4 5.4	ns
t_{PZH} t_{PZL}	Output enable time nOEBA to nAx	5 6	1.0 1.0	2.7 2.5	4.6 4.6	5.0 5.0	ns
t_{PHZ} t_{PLZ}	Output disable time nOEBA to nAx	5 6	1.5 1.5	3.9 2.9	4.9 4.9	4.8 4.6	ns
t_{PZH} t_{PZL}	Output enable time nOEAB to nBx	5 6	1.0 1.0	2.9 2.7	4.6 4.6	5.0 5.0	ns
t_{PHZ} t_{PLZ}	Output disable time nOEAB to nBx	5 6	1.5 1.5	3.1 2.8	4.9 4.9	5.2 4.6	ns

NOTE:

1. All typical values are at $V_{CC} = 3.3V$ and $T_{\text{amb}} = 25^\circ\text{C}$.

AC SETUP REQUIREMENTS

GND = 0V, $t_R = 2.5\text{ns}$, $t_F = 2.5\text{ns}$, $C_L = 50\text{pF}$, $R_L = 500\Omega$, $T_{\text{amb}} = -40^\circ\text{C}$ to $+85^\circ\text{C}$


SYMBOL	PARAMETER	WAVEFORM	LIMITS			UNIT
			$V_{CC} = 3.3V \pm 0.3V$		$V_{CC} = 2.7V$	
			MIN	TYP	MIN	
$t_s(H)$ $t_s(L)$	Setup time 1 nAx to nCPAB, nBx to nCPBA	4	1.0 1.9	0.6 0.5	1.1 2.4	ns
$t_h(H)$ $t_h(L)$	Hold time 1 nAx to nCPAB, nBx to nCPBA	4	1.0 1.0	0.4 0.5	1.0 1.0	ns
$t_w(H)$ $t_w(L)$	Pulse width, High or Low nCPAB or nCPBA	1	2.6 2.8	2.2 2.4	2.6 2.8	ns

NOTE:


1. This data sheet limit may vary among suppliers.

AC WAVEFORMS

$V_M = 1.5V$, $V_{IN} = \text{GND to } 3.0V$




Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency




Waveform 2. Propagation Delay, nAx to nBx or nBx to nAx

3.3V 16-bit bus transceiver/register (3-State)


74LVT16652A




Waveform 3. Propagation Delay, SBA to nAx or SAB to nBx



Waveform 4. Data Setup and Hold Times



Waveform 5. 3-State Output Enable Time to High Level and Output Disable Time from High Level



Waveform 6. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

TEST CIRCUIT AND WAVEFORMS

Test Circuit for 3-State Outputs

SWITCH POSITION

TEST	SWITCH
t_{PHZ}/t_{PZH}	GND
t_{PLZ}/t_{PZL}	6V
t_{PLH}/t_{PHL}	open

DEFINITIONS

R_L = Load resistor; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

Input Pulse Definition

$V_M = 1.5V$

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	t_W	t_R	t_F
74LVT16	2.7V	$\leq 10MHz$	500ns	$\leq 2.5ns$	$\leq 2.5ns$


SW00003

3.3V LVT 16-bit bus transceiver and registers
(3-State)

74LVT16652A

SSOP56: plastic shrink small outline package; 56 leads; body width 7.5 mm

SOT371-1




3.3V LVT 16-bit bus transceiver and registers
(3-State)

74LVT16652A

TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1mm

SOT364-1



3.3V LVT 16-bit bus transceiver and registers (3-State)

74LVT16652A

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors
811 East Arques Avenue
P.O. Box 3409
Sunnyvale, California 94088-3409
Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 1998
All rights reserved. Printed in U.S.A.

print code

Date of release: 05-96

Document order number:

9397-750-03561

Let's make things better.